ZERO-TEMPERATURE-COEFFICIENT (ZTC) BIASING OF POWER VDMOS TRANSISTORS

被引：8
|
作者：
PRIJIC, Z
PAVLOVIC, Z
RISTIC, S
STOJADINOVIC, N
机构：
[1] Faculty of Electronic Engineering, University of Niš, Beogradska 14
来源：
ELECTRONICS LETTERS | 1993年 / 29卷 / 05期
关键词：
TRANSISTORS; FIELD-EFFECT TRANSISTORS; SEMICONDUCTOR DEVICES AND MATERIALS;
D O I：
10.1049/el:19930291
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
It is shown that, in contrast to conventional MOSFETs, power VDMOS transistors exhibit a unique ZTC point only in the saturation region of operation. Also, an analytical expression for the ptc voltage for the ZTC biasing or power VDMOS transistors, leading to excellent agreement with experimental data, is derived.
引用
收藏
页码：435 / 437
页数：3
相关论文
共 50 条
  • [41] Response of Commercial P-Channel Power VDMOS Transistors to Ionizing Irradiation and Bias Temperature Stress
    Veljkovic, Sandra
    Mitrovic, Nikola
    Davidovic, Vojkan
    Golubovic, Snezana
    Djoric-Veljkovic, Snezana
    Paskaleva, Albena
    Spassov, Dencho
    Stankovic, Srboljub
    Andjelkovic, Marko
    Prijic, Zoran
    Manic, Ivica
    Prijic, Aneta
    Ristic, Goran
    Dankovic, Danijel
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2022, 31 (18)
  • [42] NBTI and Irradiation Effects in P-Channel Power VDMOS Transistors
    Davidovic, Vojkan
    Dankovic, Danijel
    Ilic, Aleksandar
    Manic, Ivica
    Golubovic, Snezana
    Djoric-Veljkovic, Snezana
    Prijic, Zoran
    Stojadinovic, Ninoslav
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2016, 63 (02) : 1268 - 1275
  • [43] Temperature distribution in VDMOS power transistor cells
    Pavlovic, Z
    Manic, I
    Prijic, Z
    1997 21ST INTERNATIONAL CONFERENCE ON MICROELECTRONICS - PROCEEDINGS, VOLS 1 AND 2, 1997, : 403 - 406
  • [44] A 5.6 ppm/°C Temperature Coefficient, 87-dB PSRR, Sub-1-V Voltage Reference in 65-nm CMOS Exploiting the Zero-Temperature-Coefficient Point
    Jiang, Jize
    Shu, Wei
    Chang, Joseph S.
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2017, 52 (03) : 623 - 633
  • [45] Investigation of NBTI Degradation on power VDMOS Transistors under Magnetic Field
    Tahi, Hakim
    Benmessai, Karim
    Le Floch, Jean Michel
    Boubaaya, Mohamed
    Tahanout, Cherifa
    Djezzar, Boualem
    Benabdelmomene, Abdelmadjid
    Goudjil, Mohamed
    Chenouf, Amel
    2014 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP FINAL REPORT (IIRW), 2014, : 139 - 142
  • [46] High reliability power VDMOS transistors in bipolar/CMOS/DMOS technology
    Rey-Tauriac, Y
    Taurin, M
    Bonnaud, O
    MICROELECTRONICS RELIABILITY, 2001, 41 (9-10) : 1707 - 1712
  • [47] NBTI Stress on power VDMOS Transistors under Low Magnetic Field
    Tahanout, Cherifa
    Tahi, Hakim
    Boubaaya, Mohamed
    Djezzar, Boualem
    Marah, Mohamed
    Nadji, Becharia
    Saoula, Nadia
    2015 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP (IIRW), 2015, : 147 - 150
  • [48] A physical insight into the quasi-saturation effect in VDMOS power transistors
    Li, ZM
    Mawby, PA
    Board, K
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1997, 83 (01) : 13 - 22
  • [49] Zero Static Power Dissipation Biasing of RSFQ Circuits
    Kirichenko, D. E.
    Sarwana, S.
    Kirichenko, A. F.
    IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2011, 21 (03) : 776 - 779
  • [50] Is there a Zero Temperature Bias Point (ZTC) on Back Enhanced (BE) SOI MOSFET?
    Yojo, L. S.
    Rangel, R. C.
    Sasaki, K. R. A.
    Martino, J. A.
    2017 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2017,
12345