STATUS OF IC DESIGN-FOR-TESTABILITY

被引：0
|
作者：
MAUNDER, C
机构：
来源：
BRITISH TELECOM TECHNOLOGY JOURNAL | 1989年 / 7卷 / 01期
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：44 / 49
页数：6
相关论文
共 50 条
  • [41] Nonscan design-for-testability techniques using RT-level design information
    Dey, S
    Potkonjak, M
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1997, 16 (12) : 1488 - 1506
  • [42] Integrated and automated design-for-testability implementation for cell-based ICs
    Ono, T
    Wakui, K
    Hikima, H
    Nakamura, Y
    Yoshida, M
    SIXTH ASIAN TEST SYMPOSIUM (ATS'97), PROCEEDINGS, 1997, : 122 - 125
  • [43] Testing and Design-for-Testability Solutions for 3D Integrated Circuits
    Chakrabarty, Krishnendu
    2011 IEEE 14TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS (DDECS), 2011, : 5 - 5
  • [44] Intellectual property authentication by watermarking scan chain in design-for-testability flow
    Cui, Aijiao
    Chang, Chip-Hong
    PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, : 2645 - 2648
  • [45] Test Generation and Design-for-Testability Based on Acyclic Structure with Hold Registers
    Tomoo Inoue
    湖南大学学报(自然科学版), 2000, (S2) : 1 - 10
  • [46] Test Generation and Design-for-Testability Based on Acyclic Structure with Hold Registers
    Tomoo Inoue Debesh Kumar Das Chiiho Sano Takahiro Mihara and Hideo Fujiwara Faculty of Information Sciences Hiroshima City University Hiroshima Japan Computer Science and Engineering Department Jadavpur niversity Calcutta India
    湖南大学学报(自然科学版), 2000, (自然科学版) : 1 - 10
  • [47] Design-for-testability for synchronous sequential circuits using locally available lines
    Pomeranz, I
    Reddy, SM
    DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, 1998, : 983 - 984
  • [48] Design-for-testability for improved path delay fault coverage of critical paths
    Pomeranz, Irith
    Reddy, Sudhakar M.
    21ST INTERNATIONAL CONFERENCE ON VLSI DESIGN: HELD JOINTLY WITH THE 7TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS, PROCEEDINGS, 2008, : 175 - +
  • [49] Differential Scan-Path: A Novel Solution for Secure Design-for-Testability
    Manich, S.
    Wamser, Markus S.
    Guillen, Oscar M.
    Sigl, G.
    2013 IEEE INTERNATIONAL TEST CONFERENCE (ITC), 2013,
  • [50] Design-for-testability for reversible logic circuits based on bit-swapping
    Mondal, Joyati
    Das, Debesh Kumar
    Bhattacharya, Bhargab
    IET QUANTUM COMMUNICATION, 2024, 5 (02): : 113 - 122
12345