共 50 条
- [31] DESIGN-FOR-TESTABILITY AUTOMATION OF MIXED-SIGNAL INTEGRATED CIRCUITS2013 IEEE 26TH INTERNATIONAL SOC CONFERENCE (SOCC), 2013, : 244 - 249Mosin, Sergey
- [32] A design-for-testability technique for detecting delay faults in logic circuitsPROCEEDINGS OF THE 8TH GREAT LAKES SYMPOSIUM ON VLSI, 1998, : 249 - 255Raahemifar, KAhmadi, M
- [33] Formal Value-Range and Variable Testability Techniques for High-Level Design-For-TestabilityJournal of Electronic Testing, 2000, 16 : 131 - 145Sandhya SeshadriMichael S. Hsiao
- [34] A design-for-testability technique for detecting delay faults in logic circuitsISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : 201 - 204Raahemifar, KAhmadi, M
- [35] Improving Security of Logic Encryption in Presence of Design-for-Testability Infrastructure2019 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2019,Karmakar, RajitChattopadhyay, SantanuChakraborty, Mrityunjoy
- [36] Analog design-for-testability for analog/mixed-signal ASICs1996 2ND INTERNATIONAL CONFERENCE ON ASIC, PROCEEDINGS, 1996, : 404 - 408Zhao, GN
- [37] Formal value-range and variable testability techniques for high-level design-for-testabilityJOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2000, 16 (1-2): : 131 - 145Seshadri, SHsiao, MS
- [38] Design-for-Testability for Paper-based Digital Microfluidic Biochips2017 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFT), 2017, : 103 - 103Li, Jian-DeWang, Sying-JyanLi, Katherine Shu-MinHo, Tsung-Yi
- [39] Formal value-range and variable testability techniques for high-level design-for-testabilityJournal of Electronic Testing: Theory and Applications (JETTA), 2000, 16 (1-2): : 131 - 145Seshadri, SandhyaHsiao, Michael S.