THE MASSIVELY PARALLEL PROCESSOR

被引：1
|
作者：
SCHAEFER, DH [1 ]
FISCHER, JR [1 ]
WALLGREN, KR [1 ]
机构：
[1] NASA,GODDARD SPACE FLIGHT CTR,COMP DEV SECT,GREENBELT,MD 20771
来源：
JOURNAL OF GUIDANCE CONTROL AND DYNAMICS | 1982年 / 5卷 / 03期
关键词：
D O I：
10.2514/3.19770
中图分类号：
V [航空、航天];
学科分类号：
08 ; 0825 ;
摘要：
引用
收藏
页码：313 / 315
页数：3
相关论文
共 50 条
  • [21] Parallel performance test of JEMS-FDTD on massively parallel processor
    Li H.
    Zhou H.
    Liao C.
    Qiangjiguang Yu Lizishu/High Power Laser and Particle Beams, 2011, 23 (11): : 3003 - 3006
  • [22] Design space exploration for massively parallel processor arrays
    Hannig, F
    Teich, J
    PARALLEL COMPUTING TECHNOLOGIES, 2001, 2127 : 51 - 65
  • [23] Reconfigurable Work Farms on a Massively Parallel Processor Array
    Butts, Michael
    Budlong, Brad
    Wasson, Paul
    White, Ed
    PROCEEDINGS OF THE SIXTEENTH IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, 2008, : 206 - 215
  • [24] Interconnection network analysis for a compliant massively parallel processor
    Perdue, DB
    Tabak, D
    JOURNAL OF SYSTEMS ARCHITECTURE, 1997, 42 (9-10) : 665 - 678
  • [25] Massively parallel inner-product array processor
    Genov, R
    Cauwenberghs, G
    IJCNN'01: INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS, VOLS 1-4, PROCEEDINGS, 2001, : 183 - 188
  • [26] A processor workload distribution algorithm for massively parallel applications
    Midonnet, Serge
    Wattelar, Achille
    2016 28TH IEEE INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND HIGH PERFORMANCE COMPUTING WORKSHOPS (SBAC-PADW), 2016, : 25 - 30
  • [27] The architecture of massively parallel processor CP-PACS
    Boku, T
    Nakamura, H
    Nakazawa, K
    Iwasaki, Y
    SECOND AIZU INTERNATIONAL SYMPOSIUM ON PARALLEL ALGORITHMS/ARCHITECTURE SYNTHESIS, PROCEEDINGS, 1997, : 31 - 40
  • [28] GRIDLESS PARTICLE SIMULATION USING THE MASSIVELY PARALLEL PROCESSOR
    LIN, CS
    THRING, AL
    KOGA, J
    COMPUTER PHYSICS COMMUNICATIONS, 1988, 48 (01) : 149 - 154
  • [29] Modeling of interconnection networks in massively parallel processor architectures
    Kupriyanov, Alexey
    Hannig, Frank
    Kissler, Dmitrij
    Teich, Jurgen
    Lallet, Julien
    Sentieys, Olivier
    Pillement, Sebastien
    ARCHITECTURE OF COMPUTING SYSTEMS - ARCS 2007, PROCEEDINGS, 2007, 4415 : 268 - +
  • [30] A modular massively parallel processor for volumetric visualisation processing
    Krikelis, A
    HIGH PERFORMANCE COMPUTING FOR COMPUTER GRAPHICS AND VISUALISATION, 1996, : 101 - &
12345