Interconnection network analysis for a compliant massively parallel processor

被引:0
|
作者
Perdue, DB
Tabak, D
机构
[1] GEORGE MASON UNIV,DEPT ELECT & COMP ENGN,FAIRFAX,VA 22030
[2] STANFORD TELECOMMUN INC,ADV COMMUN SYST DIV,RESTON,VA 22090
关键词
parallel processing; interconnection networks; network evaluation;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The paper analyzes and selects an appropriate interconnection network for a compliant multiprocessor. The multiprocessor is compliant to the tasks assigned to it in the sense that it can be reconfigured to provide a more efficient fit to the tasks to be executed. A number of possible candidate networks for the multiprocessor is considered: Omega, ADM, Hypercube and Torus. The potential applicability of these networks to the multiprocessor is analyzed from the points of view of partitionabilty, inter-PE delay, fault impact, and cost. After the individual analysis of the above points of consideration is completed, a weighted network factor is formed, and the optimal type of network is selected, under different performance criteria. The overall results point to the selection of the Torus or Hypercube network for most cases under consideration.
引用
收藏
页码:665 / 678
页数:14
相关论文
共 50 条
  • [1] Modeling of interconnection networks in massively parallel processor architectures
    Kupriyanov, Alexey
    Hannig, Frank
    Kissler, Dmitrij
    Teich, Jurgen
    Lallet, Julien
    Sentieys, Olivier
    Pillement, Sebastien
    ARCHITECTURE OF COMPUTING SYSTEMS - ARCS 2007, PROCEEDINGS, 2007, 4415 : 268 - +
  • [2] Parallel optical interconnection for massively parallel processor RWC-1
    Yoshikawa, T
    Matsuoka, H
    Yokota, T
    Shimada, J
    PROCEEDINGS OF THE FOURTH INTERNATIONAL CONFERENCE - MASSIVELY PARALLEL PROCESSING USING OPTICAL INTERCONNECTIONS, 1997, : 4 - 9
  • [3] XMESH interconnection network for massively parallel computers
    Kim, JJ
    Choi, HM
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1996, 143 (06): : 401 - 406
  • [4] THE MASSIVELY PARALLEL PROCESSOR
    SCHAEFER, DH
    FISCHER, JR
    WALLGREN, KR
    JOURNAL OF GUIDANCE CONTROL AND DYNAMICS, 1982, 5 (03) : 313 - 315
  • [5] TESH: a new hierarchical interconnection network for massively parallel computing
    Univ of South Florida, Tampa, United States
    IEICE Trans Inf Syst, 9 (837-845):
  • [6] HTN: A New Hierarchical Interconnection Network for Massively Parallel Computers
    Rahman, M.M. Hafizur
    Horiguchi, Susumu
    IEICE Transactions on Information and Systems, 2003, E86-D (09) : 1479 - 1486
  • [7] TESH: A new hierarchical interconnection network for massively parallel computing
    Jain, VK
    Ghirmai, T
    Horiguchi, S
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 1997, E80D (09) : 837 - 846
  • [8] Recursive Diagonal Torus: An interconnection network for massively parallel computers
    Yang, YL
    Funahashi, A
    Jouraku, A
    Nishi, H
    Amano, H
    Sueyoshi, T
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2001, 12 (07) : 701 - 715
  • [9] RTTM: A New Hierarchical Interconnection Network for Massively Parallel Computing
    Liu, Youyao
    Li, Cuijin
    Han, Jungang
    HIGH PERFORMANCE COMPUTING AND APPLICATIONS, 2010, 5938 : 264 - 271
  • [10] HTN: A new hierarchical interconnection network for massively parallel computers
    Rahman, MMH
    Horiguchi, S
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2003, E86D (09): : 1479 - 1486