Interconnection network analysis for a compliant massively parallel processor

被引:0
|
作者
Perdue, DB
Tabak, D
机构
[1] GEORGE MASON UNIV,DEPT ELECT & COMP ENGN,FAIRFAX,VA 22030
[2] STANFORD TELECOMMUN INC,ADV COMMUN SYST DIV,RESTON,VA 22090
关键词
parallel processing; interconnection networks; network evaluation;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The paper analyzes and selects an appropriate interconnection network for a compliant multiprocessor. The multiprocessor is compliant to the tasks assigned to it in the sense that it can be reconfigured to provide a more efficient fit to the tasks to be executed. A number of possible candidate networks for the multiprocessor is considered: Omega, ADM, Hypercube and Torus. The potential applicability of these networks to the multiprocessor is analyzed from the points of view of partitionabilty, inter-PE delay, fault impact, and cost. After the individual analysis of the above points of consideration is completed, a weighted network factor is formed, and the optimal type of network is selected, under different performance criteria. The overall results point to the selection of the Torus or Hypercube network for most cases under consideration.
引用
收藏
页码:665 / 678
页数:14
相关论文
共 50 条
  • [21] NASA INSTALLS MASSIVELY PARALLEL PROCESSOR
    MYERS, W
    IEEE COMPUTER GRAPHICS AND APPLICATIONS, 1984, 4 (02) : 57 - 57
  • [22] Intersecting solids on a massively parallel processor
    IBM Research Div, Yorktown Heights, NY, United States
    ACM Trans Graphics, 1 (21-57):
  • [23] Feasibility study of a scalable optical interconnection network for massively parallel processing systems
    Louri, Ahmed
    Furlonge, Stephen
    Applied Optics, 1996, 35 (08): : 1296 - 1308
  • [24] Feasibility study of a scalable optical interconnection network for massively parallel processing systems
    Louri, A
    Furlonge, S
    APPLIED OPTICS, 1996, 35 (08) : 1296 - 1308
  • [26] SCAC-Net: Reconfigurable Interconnection Network in SCAC Massively parallel SoC
    Krichene, Hana
    Baklouti, Mouna
    Abid, Mohamed
    Marquet, Philippe
    Dekeyser, Jean-Luc
    2016 24TH EUROMICRO INTERNATIONAL CONFERENCE ON PARALLEL, DISTRIBUTED, AND NETWORK-BASED PROCESSING (PDP), 2016, : 759 - 762
  • [27] Study and Integration of a Parametric Neighbouring Interconnection Network in a Massively Parallel Architecture on FPGA
    Baklouti, Mouna
    Abid, Mohamed
    Marquet, Philippe
    Dekeyser, Jean Luc
    2009 IEEE/ACS INTERNATIONAL CONFERENCE ON COMPUTER SYSTEMS AND APPLICATIONS, VOLS 1 AND 2, 2009, : 368 - +
  • [28] Modeling of interconnection subsystems for massively parallel computers
    Gregorio, JA
    Beivide, R
    Vallejo, F
    PERFORMANCE EVALUATION, 2002, 47 (2-3) : 105 - 129
  • [29] Double-Loop Hypercube: A New Scalable Interconnection Network for Massively Parallel Computing
    Liu Youyao
    Han Jungang
    2008 ISECS INTERNATIONAL COLLOQUIUM ON COMPUTING, COMMUNICATION, CONTROL, AND MANAGEMENT, VOL 1, PROCEEDINGS, 2008, : 170 - 174
  • [30] Interconnection network and distributed shared memory of a massively parallel machine JUMP-1
    Amano, H
    Nishimura, K
    Kudoh, T
    Nishi, H
    Anjo, K
    CORRECT MODELS OF PARALLEL COMPUTING, 1997, 49 : 3 - 13