VLSI-BASED HIGH-PERFORMANCE HP PRECISION ARCHITECTURE COMPUTERS

被引：0
|
作者：
GASSMAN, GR
SCHREMPP, MW
GOUNDAN, A
CHIN, R
ODINEAL, RD
JONES, M
机构：
来源：
HEWLETT-PACKARD JOURNAL | 1987年 / 38卷 / 09期
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：38 / 48
页数：11
相关论文
共 50 条
  • [31] High-Performance Floating-Point VLSI Architecture of a Lifting-Based Wavelet Processor
    Guntoro, Andre
    Momeni, Massoud
    Keil, Hans-Peter
    Glesner, Manfred
    ICSES 2008 INTERNATIONAL CONFERENCE ON SIGNALS AND ELECTRONIC SYSTEMS, CONFERENCE PROCEEDINGS, 2008, : 35 - 38
  • [32] Correction to: VLSI-Based Pipeline Architecture for Reversible Image Watermarking by Difference Expansion with High-Level Synthesis Approach
    Subhajit Das
    Sudip Ghosh
    Nachiketa Das
    Santi P. Maity
    Hafizur Rahaman
    Reshmi Maity
    Niladri Maity
    Circuits, Systems, and Signal Processing, 2018, 37 : 5690 - 5690
  • [33] AN AUTOMATED TEST SYSTEM FOR THE 1ST HP PRECISION ARCHITECTURE COMPUTERS
    WYLEGALA, TB
    CHOW, LC
    TEEGARDEN, RJ
    HEWLETT-PACKARD JOURNAL, 1987, 38 (03): : 18 - 20
  • [34] A MODEL FOR HP-UX SHARED LIBRARIES USING SHARED MEMORY ON HP PRECISION ARCHITECTURE COMPUTERS
    MARTELLI, AM
    HEWLETT-PACKARD JOURNAL, 1989, 40 (05): : 86 - 90
  • [35] The SPEEDES-based Run-Time Infrastructure for the High-Level Architecture on high-performance computers
    Steinman, JS
    Berliner, G
    Blank, GE
    Brutocao, JS
    Burckhardt, J
    Peckham, M
    Shupe, S
    Stadsklev, K
    Tran, T
    Van Iwaarden, R
    Yu, L
    PROCEEDINGS OF THE HIGH PERFORMANCE COMPUTING SYMPOSIUM - HPC '99, 1999, : 255 - 266
  • [36] A high performance VLSI FFT architecture
    Babionitakis, K.
    Manolopoulos, K.
    Nakos, K.
    Reisis, D.
    Vlassopoulos, N.
    Chouliaras, V. A.
    2006 13TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3, 2006, : 810 - +
  • [37] A high-performance VLSI architecture for CABAC decoding in H.264/AVC
    Li Bingbo
    Zhang Ding
    Fang Jian
    Wang Lianghao
    Zhang Ming
    ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 790 - 793
  • [38] A HIGH-PERFORMANCE VLSI ARCHITECTURE OF EBCOT BLOCK CODING IN JPEG2000
    Liu Kai Wu Chengke Li Yunsong (National Key Lab of Integrated Service Networks
    Journal of Electronics(China), 2006, (01) : 89 - 93
  • [39] A High-performance and Area-efficient VLSI Architecture for the PRESENT Lightweight Cipher
    Pandey, Jai Gopal
    Goel, Tarun
    Karmakar, Abhijit
    2018 31ST INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2018 17TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID & ES), 2018, : 392 - 397
  • [40] High-Performance VLSI Architecture for the Microsoft®HD Photo Image Compression Algorithm
    Hernandez, Orlando
    Apgar, Graham
    IMCIC 2010: INTERNATIONAL MULTI-CONFERENCE ON COMPLEXITY, INFORMATICS AND CYBERNETICS, VOL II, 2010, : 185 - 190
12345