VLSI-BASED HIGH-PERFORMANCE HP PRECISION ARCHITECTURE COMPUTERS

被引：0
|
作者：
GASSMAN, GR
SCHREMPP, MW
GOUNDAN, A
CHIN, R
ODINEAL, RD
JONES, M
机构：
来源：
HEWLETT-PACKARD JOURNAL | 1987年 / 38卷 / 09期
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：38 / 48
页数：11
相关论文
共 50 条
  • [21] HIGH-PERFORMANCE COMPUTERS
    DAMBROT, SM
    BIO-TECHNOLOGY, 1992, 10 (06): : 632 - 632
  • [22] VLSI-Based Pipeline Architecture for Reversible Image Watermarking by Difference Expansion with High-Level Synthesis Approach
    Subhajit Das
    Reshmi Maity
    N. P. Maity
    Circuits, Systems, and Signal Processing, 2018, 37 : 1575 - 1593
  • [23] A high-performance reconfigurable VLSI architecture for VBSME in H.264
    Cao Wei
    Hou Hui
    Tong Jiarong
    Lai Jinmei
    Min Hao
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2008, 54 (03) : 1338 - 1345
  • [24] A high-performance VLSI architecture for advanced encryption standard (AES) algorithm
    Kosaraju, NM
    Varanasi, M
    Mohanty, SP
    19TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2005, : 481 - 484
  • [25] A High-Performance VLSI Architecture for Variable Block Size Motion Estimation
    Chi, Hsin-Chou
    Liu, Han-Sheng
    Tseng, Hsi-Che
    2014 IEEE 3RD GLOBAL CONFERENCE ON CONSUMER ELECTRONICS (GCCE), 2014, : 123 - 124
  • [26] High-performance VLSI architecture of decision feedback equalizer for gigabit systems
    Lin, Chih-Hsiu
    Wu, An-Yeu
    Li, Fan-Min
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2006, 53 (09) : 911 - 915
  • [27] A High-performance VLSI Architecture of the PRESENT Cipher and its Implementations for SoCs
    Pandey, Jai Gopal
    Goel, Tarun
    Nayak, Mausam
    Mitharwal, Chhavi
    Karmakar, Abhijit
    Singh, Raj
    2018 31ST IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2018, : 96 - 101
  • [28] A HIGH-PERFORMANCE SINGLE-CHIP VLSI SIGNAL PROCESSOR ARCHITECTURE
    KANOPOULOS, N
    MARINOS, PN
    LECTURE NOTES IN COMPUTER SCIENCE, 1986, 227 : 166 - 179
  • [29] A high-performance VLSI architecture for reconfigurable FIR using distributed arithmetic
    Mohanty, Basant Kumar
    Meher, Pramod Kumar
    Singhal, Subodh Kumar
    Swamy, M. N. S.
    INTEGRATION-THE VLSI JOURNAL, 2016, 54 : 37 - 46
  • [30] VLSI Architecture of a High-Performance Neural Spiking Activity Simulator Based on Generalized Volterra Kernel
    Li, Will X. Y.
    Xin, Yao
    Song, Dong
    Berger, Theodore W.
    Cheung, Ray C. C.
    2014 14TH INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS (ISIC), 2014, : 272 - 275
12345