IMPROVEMENT OF SIO2/SI INTERFACE BY LOW-TEMPERATURE ANNEALING IN WET ATMOSPHERE

被引:22
|
作者
SANO, N
SEKIYA, M
HARA, M
KOHNO, A
SAMESHIMA, T
机构
[1] Sony Corporation Research Center, Hodogaya-ku, Yokohama 240, 174, Fujitsuka-cho
[2] Faculty of Science, Kyushu University, Higashi-ku, Fukuoka 812, 6-10-1, Hakozaki
[3] Max-Planck-Institut für Festköperforschung, D-70569 Stuttgart
关键词
D O I
10.1063/1.113918
中图分类号
O59 [应用物理学];
学科分类号
摘要
A postannealing technique was developed in order to improve the quality of SiO2 films formed by a parallel-plate remote plasma chemical vapor deposition. The wave number of the antisymmetric stretching mode of Si-O-Si bonding in the SiO2 film increased from 1058 to 1069 cm-1 by an annealing in H2O vapor at 270°C. It was estimated that averaged bonding angle of Si-O-Si was widened from 137.8°to 141.0°. The annealing in the H2O vapor ambient at 270°C for 30 min efficiently reduced the interface trap density to 2.0×1010cm-2 eV-1 and the effective oxide charges density from 7×1011 to 5×109 cm-2 for a metal-oxide-semiconductor (MOS) diode using the SiO2 film.© 1995 American Institute of Physics.
引用
收藏
页码:2107 / 2109
页数:3
相关论文
共 50 条
  • [41] INFLUENCE OF ELECTRODE ON LOW TEMPERATURE ANNEALING OF INTERFACE STATES IN SI-SIO2 SYSTEM
    PEPPER, M
    ECCESTON, W
    THIN SOLID FILMS, 1971, 8 (02) : 133 - &
  • [42] Low-Temperature Deuterium Annealing for HfO2/SiO2 Gate Dielectric in Silicon MOSFETs
    Kil, Tae-Hyun
    Yeon, Ju-Won
    Park, Hyo-Jun
    Lee, Moon-Kwon
    Yun, Eui-Cheol
    Kim, Min-Woo
    Kang, Sang-Min
    Park, Jun-Young
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2024, 12 : 1030 - 1033
  • [43] Copper distribution behavior near a SiO2/Si interface by low-temperature (< 400°C) annealing and its influence on electrical characteristics of MOS-capacitors
    Hozawa, K
    Itoga, T
    Isomae, S
    Yugami, J
    Ohkura, M
    2000 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2000, : 24 - 25
  • [44] HIGH-QUALITY SIO2/SI INTERFACES OF POLYCRYSTALLINE SILICON THIN-FILM TRANSISTORS BY ANNEALING IN WET ATMOSPHERE
    SANO, N
    SEKIYA, M
    HARA, M
    KOHNO, A
    SAMESHIMA, T
    IEEE ELECTRON DEVICE LETTERS, 1995, 16 (05) : 157 - 160
  • [45] Low-temperature deposition of SiO2 nanophotonic film
    Sheng Ming-Yu
    Zhao Yuan
    Liu Fu-Qiang
    Hu Qiao-Duo
    Zheng Yu-Xiang
    Chen Liang-Yao
    JOURNAL OF INFRARED AND MILLIMETER WAVES, 2011, 30 (03) : 237 - 241
  • [46] LOW-TEMPERATURE SYNTHESIS OF GE NANOCRYSTALS IN SIO2
    CRACIUN, V
    BOYD, IW
    READER, AH
    VANDENHOUDT, DEW
    APPLIED PHYSICS LETTERS, 1994, 65 (25) : 3233 - 3235
  • [47] ANODIC SIO2 FOR LOW-TEMPERATURE GATE DIELECTRICS
    SAYYAH, K
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1988, 135 (03) : C135 - C135
  • [48] LOW-TEMPERATURE ENVIRONMENTAL EFFECTS ON PYROLYTIC SIO2
    KRONGELB, S
    SEDGWICK, TO
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1966, 113 (03) : C63 - &
  • [49] LOW-TEMPERATURE DEPOSITION OF SiO2, Si3N4 OR SiO2-Si3N4.
    Anon
    IBM technical disclosure bulletin, 1986, 28 (09):
  • [50] Novel low-temperature C-V technique for MOS doping profile determination near the Si/SiO2 interface
    Pirovano, A
    Lacaita, AL
    Pacelli, A
    Benvenuti, A
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2001, 48 (04) : 750 - 757