A PARALLEL PARTICLE-IN-CELL MODEL FOR THE MASSIVELY PARALLEL PROCESSOR

被引:2
|
作者
LIN, CS [1 ]
THRING, AL [1 ]
KOGA, J [1 ]
SEILER, EJ [1 ]
机构
[1] NASA,GODDARD SPACE FLIGHT CTR,GREENBELT,MD 20771
基金
美国国家航空航天局; 美国国家科学基金会;
关键词
Computer Simulation--Applications - Computer Systems; Digital--Parallel Processing;
D O I
10.1016/0743-7315(90)90095-7
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
A two-dimensional parallel particle-in-cell (PIC) algorithm was developed for the Massively Parallel Processor (MPP), which has 16,384 processors configured in a 128 × 128 array with nearest-neighbor communication. The developed parallel PIC algorithm loads particles in a cell randomly to a row of processors and fills only half of the processors with particles. Because the vacant processors and the random particle sequence in a row of processors simplify the communication among the processors, the algorithm efficiently sorts particles and performs gather/scatter procedures for collecting charge density according to their cells. From the cell charge density, the algorithm calculates electric fields at the cells by fast Fourier transform. With faster I/O or more array memory, the parallel PIC algorithm can be greatly improved. © 1990.
引用
收藏
页码:196 / 199
页数:4
相关论文
共 50 条
  • [41] Design space exploration for massively parallel processor arrays
    Hannig, F
    Teich, J
    PARALLEL COMPUTING TECHNOLOGIES, 2001, 2127 : 51 - 65
  • [42] Reconfigurable Work Farms on a Massively Parallel Processor Array
    Butts, Michael
    Budlong, Brad
    Wasson, Paul
    White, Ed
    PROCEEDINGS OF THE SIXTEENTH IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, 2008, : 206 - 215
  • [43] Interconnection network analysis for a compliant massively parallel processor
    Perdue, DB
    Tabak, D
    JOURNAL OF SYSTEMS ARCHITECTURE, 1997, 42 (9-10) : 665 - 678
  • [44] Implementation of parallel plasma particle-in-cell codes on PC cluster
    Lu, QM
    Cai, DS
    COMPUTER PHYSICS COMMUNICATIONS, 2001, 135 (01) : 93 - 104
  • [45] Large-scale parallel particle-in-cell code CHIPIC
    Liu, Dagang
    Wang, Huihui
    Liu, Laqun
    Xie, Mengjun
    2019 INTERNATIONAL VACUUM ELECTRONICS CONFERENCE (IVEC), 2019,
  • [46] Parallel implementation of a Particle-in-Cell code in Julia programming language
    Lodyga, Wiktor
    Chaber, Bartosz
    22TH INTERNATIONAL CONFERENCE COMPUTATIONAL PROBLEMS OF ELECTRICAL ENGINEERING (CPEE 2021), 2021,
  • [47] A processor workload distribution algorithm for massively parallel applications
    Midonnet, Serge
    Wattelar, Achille
    2016 28TH IEEE INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND HIGH PERFORMANCE COMPUTING WORKSHOPS (SBAC-PADW), 2016, : 25 - 30
  • [48] Massively parallel inner-product array processor
    Genov, R
    Cauwenberghs, G
    IJCNN'01: INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS, VOLS 1-4, PROCEEDINGS, 2001, : 183 - 188
  • [49] The architecture of massively parallel processor CP-PACS
    Boku, T
    Nakamura, H
    Nakazawa, K
    Iwasaki, Y
    SECOND AIZU INTERNATIONAL SYMPOSIUM ON PARALLEL ALGORITHMS/ARCHITECTURE SYNTHESIS, PROCEEDINGS, 1997, : 31 - 40
  • [50] Modeling of interconnection networks in massively parallel processor architectures
    Kupriyanov, Alexey
    Hannig, Frank
    Kissler, Dmitrij
    Teich, Jurgen
    Lallet, Julien
    Sentieys, Olivier
    Pillement, Sebastien
    ARCHITECTURE OF COMPUTING SYSTEMS - ARCS 2007, PROCEEDINGS, 2007, 4415 : 268 - +