TIMING-DRIVEN PARTIAL SCAN

被引：1

作者：

JOU, JY ^{[1
]}

CHENG, KT ^{[1
]}

机构：

[1] UNIV CALIF SANTA BARBARA,SANTA BARBARA,CA 93106

来源：

IEEE DESIGN & TEST OF COMPUTERS | 1995年 / 12卷 / 04期

关键词：

D O I：

10.1109/54.491238

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This partial scan approach reduces area overhead and performance degradation caused by test logic. Given an initial design that meets a target speed, the authors' algorithm selects a set of scan flip-flops that allows the circuit to meet performance requirements after the scan logic is added. if no such set exists, the algorithm selects a set that minimizes the total area increase caused by the scan logic and the subsequent performance optimization the circuit requires to meet target speed.

引用

页码：52 / 59

页数：8

共 50 条

[41] A new timing-driven standard cell placement algorithm
Chi, JC
Feng, JM
Chi, MC
2003 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS, AND APPLICATIONS, PROCEEDINGS OF TECHNICAL PAPERS, 2003, : 184 - 187
[42] Two Approaches for Timing-Driven Placement by Lagrangian Relaxation
Wu, Gang
Chu, Chris
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2017, 36 (12) : 2093 - 2105
[43] Timing-Driven Row-Based Power Gating
Sathanur, A.
Pullini, A.
Benini, L.
Macii, A.
Macii, E.
Poncino, M.
ISLPED'07: PROCEEDINGS OF THE 2007 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2007, : 104 - 109
[44] Timing-Driven Nonuniform Depopulation-Based Clustering
Liu, Hanyu
Akoglu, Ali
INTERNATIONAL JOURNAL OF RECONFIGURABLE COMPUTING, 2010, 2010
[45] An Effective Timing-Driven Detailed Placement Algorithm for FPGAs
Dhar, Shounak
Iyer, Mahesh A.
Adya, Saurabh
Singhal, Love
Rubanov, Nikolay
Pan, David Z.
ISPD'17: PROCEEDINGS OF THE 2017 ACM INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, 2017, : 151 - 158
[46] A GA-based timing-driven placement technique
Yoshikawa, M
Terai, H
ICCIMA 2005: SIXTH INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND MULTIMEDIA APPLICATIONS, PROCEEDINGS, 2005, : 74 - 79
[47] Timing-Driven Steiner Tree Construction on Uniform λ-Geometry
Samanta, Radhamanjari
Erzin, Adil
Raha, Soumyendu
18TH INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AND TEST, 2014,
[48] A new timing-driven multilayer MCM/IC routing algorithm
Wang, DS
Kuh, ES
1997 IEEE MULTI-CHIP MODULE CONFERENCE - PROCEEDINGS, 1997, : 89 - 94
[49] Methods of improving rout ability in timing-driven placement
Hou, WT
Hong, XL
Wu, WM
Cai, YC
2001 4TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, 2001, : 110 - 113
[50] Timing-driven placement based on path topology analysis
Cheng, F
Mao, J
Li, XC
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2005, E88A (08): : 2227 - 2230

← 1 2 3 4 5 →