TIMING-DRIVEN PARTIAL SCAN

被引：1

作者：

JOU, JY ^{[1
]}

CHENG, KT ^{[1
]}

机构：

[1] UNIV CALIF SANTA BARBARA,SANTA BARBARA,CA 93106

来源：

IEEE DESIGN & TEST OF COMPUTERS | 1995年 / 12卷 / 04期

关键词：

D O I：

10.1109/54.491238

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This partial scan approach reduces area overhead and performance degradation caused by test logic. Given an initial design that meets a target speed, the authors' algorithm selects a set of scan flip-flops that allows the circuit to meet performance requirements after the scan logic is added. if no such set exists, the algorithm selects a set that minimizes the total area increase caused by the scan logic and the subsequent performance optimization the circuit requires to meet target speed.

引用

页码：52 / 59

页数：8

共 50 条

[21] A timing-driven partitioning system for multiple FPGAs
Roy, K
Sechen, C
VLSI DESIGN, 1996, 4 (04) : 309 - 328
[22] An Analytical Timing-Driven Algorithm for Detailed Placement
Monteiro, Jucemar
Flach, Guilherme
Johann, Marcelo
Guntzel, Jose L. A.
2015 IEEE 6TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS & SYSTEMS (LASCAS), 2015,
[23] A timing-driven pseudoexhaustive testing for VLSI circuits
Chang, SC
Rau, JC
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2001, 20 (01) : 147 - 158
[24] Timing-driven Steiner trees are (practically) free
Alpert, Charles J.
Kahng, Andrew B.
Sze, C. N.
Wang, Qinke
43RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2006, 2006, : 389 - +
[25] Scalable and Deterministic Timing-Driven Parallel Placement for FPGAs
Wang, Chris
Lemieux, Guy G. F.
FPGA 11: PROCEEDINGS OF THE 2011 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, 2011, : 153 - 162
[26] A timing-driven approach to synthesize fast barrel shifters
Das, Sabyasachi
Khatri, Sunil P.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2008, 55 (01) : 31 - 35
[27] A novel timing-driven placement using genetic algorithm
Yoshikawa, M
Terai, H
Fujita, T
Yamauchi, H
2003 SOUTHWEST SYMPOSIUM ON MIXED-SIGNAL DESIGN, 2003, : 237 - 242
[28] Timing-driven global routing with efficient buffer insertion
Xu, JY
Hong, XL
Jing, T
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2005, E88A (11) : 3188 - 3195
[29] BOOST PROGRAMMABLE LOGIC PERFORMANCE WITH TIMING-DRIVEN TOOLS
CONNER, D
EDN, 1993, 38 (03) : 47 - &
[30] A FAST AND EFFECTIVE TIMING-DRIVEN PLACEMENT TOOL FOR FPGAs
Khalid, Mohammed A. S.
Xu, Yonghong
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2008, 17 (04) : 663 - 673

← 1 2 3 4 5 →