Stuck-at fault detection, controllability and observability functions of the combinational circuit gate pole

被引：0
|
作者：
Golubeva, Olga, I [1 ]
机构：
[1] Tomsk State Univ, Tomsk, Russia
来源：
VESTNIK TOMSKOGO GOSUDARSTVENNOGO UNIVERSITETA-UPRAVLENIE VYCHISLITELNAJA TEHNIKA I INFORMATIKA-TOMSK STATE UNIVERSITY JOURNAL OF CONTROL AND COMPUTER SCIENCE | 2015年 / 30卷 / 01期
关键词：
combinational circuit; stuck-at fault; test patterns; observability; BDD; orthogonal DNF;
D O I：
暂无
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：77 / 86
页数：10
相关论文
共 47 条
  • [21] Test generation for single and multiple stuck-at faults of a combinational circuit designed by covering shared ROBDD with CLBs
    Matrosova, A.
    Loukovnikova, E.
    Ostanin, S.
    Zinchuck, A.
    Nikolaeva, E.
    DFT 2007: 22ND IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT-TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2007, : 206 - 214
  • [22] VERY FAST FAULT SIMULATION FOR VOLTAGE STUCK-AT FAULTS IN ANALOG/DIGITAL MIXED CIRCUIT
    TESHIMA, S
    CHUJO, N
    TERASHIMA, R
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 1995, E78D (07) : 853 - 860
  • [23] DETECTION OF ALL SINGLE AND MULTIPLE STUCK-AT FAULTS IN COMBINATIONAL DIGITAL CIRCUITS USING INDEX VECTOR TESTING
    SENGUPTA, I
    INTERNATIONAL JOURNAL OF SYSTEMS SCIENCE, 1990, 21 (08) : 1489 - 1502
  • [24] Implementing Symmetric Functions with Hierarchical Modules for Stuck-At and Path-Delay Fault Testability
    Hafizur Rahaman
    Debesh K. Das
    Bhargab B. Bhattacharya
    Journal of Electronic Testing, 2006, 22 : 125 - 142
  • [25] Model checking the design of an unrestricted, stuck-at fault tolerant, asynchronous sequential circuit using SMV
    van der Meulen, M
    FORMAL METHODS IN COMPUTER-AIDED DESIGN, PROCEEDINGS, 2002, 2517 : 310 - 323
  • [26] Implementing symmetric functions with hierarchical modules for stuck-at and path-delay fault testability
    Rahaman, H
    Das, DK
    Bhattacharya, BB
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2006, 22 (02): : 125 - 142
  • [27] Generating all test patterns for a given stuck-at fault of a logical circuit and its ROBDD implementation
    Matrosova, Anzhela Y.
    Ostanin, Sergei A.
    Bucharov, Alexander, V
    Kirienko, Irina E.
    VESTNIK TOMSKOGO GOSUDARSTVENNOGO UNIVERSITETA-UPRAVLENIE VYCHISLITELNAJA TEHNIKA I INFORMATIKA-TOMSK STATE UNIVERSITY JOURNAL OF CONTROL AND COMPUTER SCIENCE, 2014, 27 (02): : 82 - 89
  • [28] Estimating the relative single stuck-at fault coverage of test sets for a combinational logic block from its functional description
    Pomeranz, I
    Reddy, SM
    SIXTH IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, 2001, : 31 - 35
  • [29] Diagnostic Test Generation for Transition Delay Faults Using Stuck-At Fault Detection Tools
    Yu Zhang
    Bei Zhang
    Vishwani D. Agrawal
    Journal of Electronic Testing, 2014, 30 : 763 - 780
  • [30] Diagnostic Test Generation for Transition Delay Faults Using Stuck-At Fault Detection Tools
    Zhang, Yu
    Zhang, Bei
    Agrawal, Vishwani D.
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2014, 30 (06): : 763 - 780
12345