A COMPREHENSIVE STUDY ON P+ POLYSILICON-GATE MOSFETS INSTABILITY WITH FLUORINE INCORPORATION

被引:53
|
作者
SUNG, JJ
LU, CY
机构
[1] AT&T Bell Laboratories, Allentown
关键词
D O I
10.1109/16.62294
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A device characteristics instability in MOSFET’s associated with fluorine incorporation in the p + -gate is presented. MOSFETs with BF2 or boron-implanted polysilicon gates were processed identically except at gate implantation. A substantial shift and fluctuation in threshold voltage of MOSFETs with BF2-implanted gate were observed even under moderate annealing conditions, while the boron-implanted gate devices still exhibited normal characteristics. The threshold voltage was found to shift more positively and the subthreshold swing shifted to a large value as the fluorine concentration increased in the gate. The physical causes accounting for the threshold voltage shift are identified to be the fluorine-enhanced boron penetration and/or negative charge generation. A detailed examination on the p+ -gate MOS-FET devices with various gate lengths, which received the same amount of fluorine dose at gate implantation, revealed that the long gate-length device had an abnormal abrupt turn-on Id−Vg characteristics, while the submicrometer gate-length devices appeared to be normal. The abnormal turn-on Id−Vg characteristics associated with long gate-length p+-gate devices vanished by subjecting the device to the X-ray irradiation and/or to a high voltage dc stressing at source/drain. The C-V characteristics of MOS structure of various gate dopants, processing ambients, doping concentration, and annealing conditions were studied. Based on all experimental results, the degradation model of p +-gate devices is presented. The incorporation of fluorine into p + -gate is to enhance boron penetration through thin gate oxide into silicon substrate and create negative-charge interface states. The addition of H/OH species into F-rich gate oxide will further aggravate the extent of F-enhanced boron penetration by annealing out the negative-charge interface states. The proposed model explains the subtle difference in the electrical characteristics observed in the long and short BF2-implanted devices. © 1990 IEEE
引用
收藏
页码:2312 / 2321
页数:10
相关论文
共 50 条
  • [1] THE PROCESS DEPENDENCE ON POSITIVE BIAS TEMPERATURE AGING INSTABILITY OF P+(B) POLYSILICON-GATE MOS DEVICES
    USHIZAKA, H
    SATO, Y
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1993, 40 (05) : 932 - 937
  • [2] NOVEL SELF-ALIGNED POLYSILICON-GATE MOSFETS WITH POLYSILICON SOURCE AND DRAIN
    MORAVVEJFARSHI, MK
    GREEN, MA
    SOLID-STATE ELECTRONICS, 1987, 30 (10) : 1053 - 1062
  • [3] Influence of polysilicon-gate depletion on the subthreshold behavior of submicron MOSFETs
    Liou, JJ
    Shireen, R
    Ortiz-Conde, A
    Sanchez, FJG
    Cerdeira, A
    Gao, X
    Zou, XC
    Ho, CS
    MICROELECTRONICS RELIABILITY, 2002, 42 (03) : 343 - 347
  • [4] Self-aligned N plus polysilicon-gate GaN MOSFETs
    Matocha, K
    Chow, TP
    Gutmann, RJ
    SILICON CARBIDE AND RELATED MATERIALS 2003, PRTS 1 AND 2, 2004, 457-460 : 1633 - 1636
  • [5] THE INFLUENCE OF FLUORINE ON THRESHOLD VOLTAGE INSTABILITIES IN P+ POLYSILICON GATED P-CHANNEL MOSFETS
    BAKER, FK
    PFIESTER, JR
    MELE, TC
    TSENG, HH
    TOBIN, PJ
    HAYDEN, JD
    GUNDERSON, CD
    PARRILLO, LC
    1989 INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST, 1989, : 443 - 446
  • [6] Bias temperature instability in scaled p+ polysilicon gate p-MOSFET's
    Yamamoto, T
    Uwasawa, K
    Mogami, T
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1999, 46 (05) : 921 - 926
  • [7] Influence of polysilicon-gate depletion of p-type MOSFET on potential drop across polysilicon gate
    Soin, Norhayati
    Hasikin, Khairunisa
    CURRENT ISSUES OF PHYSICS IN MALAYSIA, 2008, 1017 : 188 - +
  • [8] APPLICATION OF CW ARGON-LASER ANNEALING ON FABRICATING SHORT-CHANNEL POLYSILICON-GATE MOSFETS
    PENG, JD
    PALKUTI, LJ
    TENG, TC
    SKINNER, C
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1980, 27 (11) : 2198 - 2199
  • [9] THE EFFECT OF SILICON GATE MICROSTRUCTURE AND GATE OXIDE PROCESS ON THRESHOLD VOLTAGE INSTABILITIES IN P+-GATE P-CHANNEL MOSFETS WITH FLUORINE INCORPORATION
    TSENG, HH
    TOBIN, PJ
    BAKER, FK
    PFIESTER, JR
    EVANS, K
    FEJES, PL
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1992, 39 (07) : 1687 - 1693
  • [10] SUPPRESSION OF BORON PENETRATION IN P+ POLYSILICON GATE P-MOSFETS USING LOW-TEMPERATURE GATE-OXIDE N2O ANNEAL
    MA, ZJ
    CHEN, JC
    LIU, ZH
    KRICK, JT
    CHENG, YC
    HU, C
    KO, PK
    IEEE ELECTRON DEVICE LETTERS, 1994, 15 (03) : 109 - 111