Hardware Realization of a 2-D IIR Semisystolic Filter with Application to Real-Time Homomorphic Filtering

被引：6

作者：

Kaufman, H. J. ^{[1
]}

Sid-Ahmed, M. A. ^{[1
]}

机构：

[1] Univ Windsor, Dept Elect Engn, Windsor, ON N9B 3P4, Canada

来源：

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY | 1993年 / 3卷 / 01期

关键词：

D O I：

10.1109/76.180686

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Hardware design and implementation of a 2-D sample-and-hold semisystolic filter structure are presented. Log and antilog circuits are used with a high-frequency-emphasis IIR filter to provide homomorphic filtering. SPICE simulation using functional blocks as well as particulars on the hardware design with reference to specific device types and characteristics are advanced. A hardware prototype circuit using MSI and LSI circuits on a custom-made PCB is shown along with applications to real-time filtering of broadcasted TV images.

引用

页码：2 / 14

页数：13

共 50 条

[21] Hardware Assisted Homomorphic Encryption in a Real Time VOIP Conference Application
Kamal, Ahmed
Dahshan, Hisham
Diaa, Ashraf
PROCEEDINGS OF 2018 13TH INTERNATIONAL CONFERENCE ON COMPUTER ENGINEERING AND SYSTEMS (ICCES), 2018, : 430 - 435
[22] Realization of high accuracy 2-D variable IIR digital filters
Jang, HJ
Kawamata, M
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2002, E85A (10) : 2293 - 2301
[23] 2-D IIR Filter Bank Design by An LMI Approach
Xu, Huiling
Lin, Zhiping
Zhang, Cishen
Makur, Anamitra
11TH INTERNATIONAL CONFERENCE ON CONTROL, AUTOMATION, ROBOTICS AND VISION (ICARCV 2010), 2010, : 73 - 77
[24] Design of 2-D IIR filter using the genetic algorithm
Kishida, M
Hamada, N
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1996, E79A (01): : 131 - 133
[25] IMPLEMENTATION OF 2-D FILTERS FOR REAL-TIME PROCESSING
RANK, K
UNBEHAUEN, R
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1989, 36 (09): : 1252 - 1255
[26] Metadata in sequential real-time 2-D detection
Vihonen, Juho
Ala-Kleemola, Timo
Jylha, Juha
Kerminen, Riitta
Rauhamaa, Juhani
IEEE SIGNAL PROCESSING LETTERS, 2007, 14 (06) : 413 - 416
[27] On real-time AER 2-D convolutions hardware for neuromorphic spike-based cortical processing
Serrano-Gotarredona, Rafael
Serrano-Gotarredona, Teresa
Acosta-Jimenez, Antonio
Serrano-Gotarredona, Clara
Perez-Carrasco, Jose A.
Linares-Barranco, Bernabe
Linares-Barranco, Alejandro
Jimenez-Moreno, Gabriel
Civit-Ballcels, Anton
IEEE TRANSACTIONS ON NEURAL NETWORKS, 2008, 19 (07): : 1196 - 1219
[28] Research on realization of real-time and lossless hardware compression algorithm
Li, JM
Mao, HY
Zhang, WD
Lin, J
Ma, YC
ISTM/2005: 6th International Symposium on Test and Measurement, Vols 1-9, Conference Proceedings, 2005, : 6808 - 6811
[29] A Hardware Architecture Design for Real-time Gaussian Filter
Song, Sunmin
Lee, SangJun
Ko, Jae Pil
Jeon, Jae Wook
2014 IEEE INTERNATIONAL CONFERENCE ON INDUSTRIAL TECHNOLOGY (ICIT), 2014, : 626 - 629
[30] Technique to truncate IIR filter impulse responseand its application to real-time implementation of linear-phase IIR filters
Kurosu, A
Miyase, S
Tomiyama, S
Takebe, T
IEEE TRANSACTIONS ON SIGNAL PROCESSING, 2003, 51 (05) : 1284 - 1292

← 1 2 3 4 5 →