MICROPROCESSOR ARCHITECTURES - A COMPARISON BASED ON CODE GENERATION BY COMPILER

被引:11
|
作者
WIRTH, N
机构
关键词
D O I
10.1145/6617.6619
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
引用
收藏
页码:978 / 990
页数:13
相关论文
共 50 条
  • [41] Compiler-Centred Microprocessor Design (CoMet) From C-Code to a VHDL Model of an ASIP
    Urban, Roberto
    Schoelzel, Mario
    Vierhaus, Heinrich T.
    Altmann, Enrico
    Seelig, Horst
    2015 IEEE 18TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS & SYSTEMS (DDECS 2015), 2015, : 17 - 22
  • [42] Iterative Refinement of Project-Level Code Context for Precise Code Generation with Compiler Feedback
    Bil, Zhangqian
    Wan, Yao
    Wang, Zheng
    Zhang, Hongyu
    Guam, Batu
    Lu, Fangxin
    Zhang, Zili
    Sui, Yulei
    Jin, Hai
    Shi, Xuanhua
    FINDINGS OF THE ASSOCIATION FOR COMPUTATIONAL LINGUISTICS: ACL 2024, 2024, : 2336 - 2353
  • [43] Practical compiler techniques on efficient multithreaded code generation for OpenMP programs
    Tian, XM
    Girkar, M
    Bik, A
    Saito, H
    COMPUTER JOURNAL, 2005, 48 (05): : 588 - 601
  • [44] Lifting Code Generation of Cardiac Physiology Simulation to Novel Compiler Technology
    Thangamani, Arun
    Jost, Tiago Trevisan
    Loechner, Vincent
    Genaud, Stephane
    Bramas, Berenger
    PROCEEDINGS OF THE 21ST ACM/IEEE INTERNATIONAL SYMPOSIUM ON CODE GENERATION AND OPTIMIZATION, CGO 2023, 2023, : 68 - 80
  • [46] The Paraguin compiler-message-passing code generation using SUIF
    Ferner, CS
    IEEE SOUTHEASTCON 2002: PROCEEDINGS, 2002, : 1 - 6
  • [47] Effective code generation for processor architectures with explicit parallelism
    V'yukova, NI
    Galatenko, VA
    Samborskii, SV
    Shumakov, SM
    PROGRAMMING AND COMPUTER SOFTWARE, 2002, 28 (05) : 261 - 279
  • [48] Analysis of Tree-Structured Architectures for Code Generation
    Dahal, Samip
    Maharana, Adyasha
    Bansal, Mohit
    FINDINGS OF THE ASSOCIATION FOR COMPUTATIONAL LINGUISTICS, ACL-IJCNLP 2021, 2021, : 4382 - 4391
  • [49] Optimal integrated code generation for clustered VLIW architectures
    Kessler, C
    Bednarski, A
    ACM SIGPLAN NOTICES, 2002, 37 (07) : 102 - 111
  • [50] PARALLEL CODE GENERATION FOR SUPER-SCALAR ARCHITECTURES
    FERNANDES, EST
    BORNSTEIN, CF
    PEREIRA, CMD
    MICROPROCESSING AND MICROPROGRAMMING, 1992, 34 (1-5): : 223 - 226