MICROPROCESSOR ARCHITECTURES - A COMPARISON BASED ON CODE GENERATION BY COMPILER

被引:11
|
作者
WIRTH, N
机构
关键词
D O I
10.1145/6617.6619
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
引用
收藏
页码:978 / 990
页数:13
相关论文
共 50 条
  • [31] A Code Generation Approach for Auto-Vectorization in the SPADE Compiler
    Wang, Huayong
    Andrade, Henrique
    Gedik, Bugra
    Wu, Kun-Lung
    LANGUAGES AND COMPILERS FOR PARALLEL COMPUTING, 2010, 5898 : 383 - 390
  • [32] A compiler framework for recovery code generation in general speculative optimizations
    Lin, J
    Hsu, WC
    Yew, PC
    Ju, RDC
    Ngai, TF
    13TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURE AND COMPILATION TECHNIQUES, PROCEEDINGS, 2004, : 17 - 28
  • [33] Compiler-based code generation and autotuning for geometric multigrid on GPU-accelerated supercomputers
    Basu, Protonu
    Williams, Samuel
    Van Straalen, Brian
    Oliker, Leonid
    Colella, Phillip
    Hall, Mary
    PARALLEL COMPUTING, 2017, 64 : 50 - 64
  • [34] Predicting error rate for microprocessor-based digital architectures through CEU (Code Emulating Upsets) injection
    Velazco, R
    Rezgui, S
    Ecoffet, R
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2000, 47 (06) : 2405 - 2411
  • [35] MICROPROCESSOR BASED WAVEFORM GENERATION
    GEBLER, P
    ELECTRONIC ENGINEERING, 1977, 49 (599): : 55 - 58
  • [36] EXTENDING MICROPROCESSOR ARCHITECTURES
    BEALS, GD
    BYTE, 1985, 10 (05): : 185 - &
  • [37] COMPILER FOR MBPL MICROPROCESSOR PROGRAMMING LANGUAGE
    JANKOV, BJ
    NIKOLOV, LI
    AVTOMATIKA I VYCHISLITELNAYA TEKHNIKA, 1983, (05): : 63 - 68
  • [38] MICROPROCESSOR DESIGN USING SILICON COMPILER
    WEBB, WT
    NICHOLS, KG
    IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1991, 138 (04): : 232 - 240
  • [39] Performance implications of next generation PowerPC(TM) microprocessor cache architectures
    Reinold, J
    IEEE COMPCON 97, PROCEEDINGS, 1997, : 331 - 338
  • [40] COMPARING MICROPROCESSOR ARCHITECTURES
    ROTHMULLER, K
    MINI-MICRO SYSTEMS, 1979, 12 (01): : 74 - &