A 4-MB LOW-TEMPERATURE DRAM

被引:14
|
作者
HENKELS, WH
WEN, DS
MOHLER, RL
FRANCH, RL
BUCELOT, TJ
LONG, CW
BRACCHITTA, JA
COTE, WJ
BRONNER, GB
机构
[1] IBM CORP,CTR ADV SEMICOND TECHNOL,HOPEWELL JUNCTION,NY 12533
[2] IBM CORP,DIV GEN TECHNOL,ESSEX JUNCTION,VT 05402
关键词
D O I
10.1109/4.98967
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents the characterization of the first DRAM fabricated in a technology specifically optimized for cryogenic operation. With the power supply adjusted to assure hot-electron reliability, the 25-ns 4-Mb low-temperature (LT) chips operated 3 x faster than conventional chips. The LT-optimized chips functioned properly with cycle times as fast as 45 ns, and with a toggle-mode data rate of 667 Mb/s. Wide operating margins and a very large process window for data retention were demonstrated; at a temperature of 85 K the storage retention time of the trench-capacitor memory cells exceeded 8 h. This work shows that the performance leverage offered by low temperature applies equally well to DRAM as it does to logic; there is no limitation inherent to memory.
引用
收藏
页码:1519 / 1529
页数:11
相关论文
共 50 条
  • [1] A 17-NS 4-MB CMOS DRAM
    NAGAI, T
    NUMATA, K
    OGIHARA, M
    SHIMIZU, M
    IMAI, K
    HARA, T
    YOSHIDA, M
    SAITO, Y
    ASAO, Y
    SAWADA, S
    FUJII, S
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (11) : 1538 - 1543
  • [2] IEDM - HOW THEYRE GOING TO BUILD THE 4-MB DRAM
    COLE, BC
    ELECTRONICS, 1985, 58 (48): : 50 - 52
  • [3] A 12-MHZ DATA CYCLE 4-MB DRAM WITH PIPELINE OPERATION
    KUSHIYAMA, N
    WATANABE, Y
    OHSAWA, T
    MURAOKA, K
    NAGAHAMA, Y
    FURUYAMA, T
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (04) : 479 - 483
  • [5] A SUBMICRON ELECTRON-BEAM TESTER FOR VLSI CIRCUITS BEYOND THE 4-MB DRAM
    FOX, F
    KOLZER, J
    OTTO, J
    PLIES, E
    IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1990, 34 (2-3) : 215 - 226
  • [6] A 38-NS 4-MB DRAM WITH A BATTERY-BACKUP (BBU) MODE
    KONISHI, Y
    DOSAKA, K
    KOMATSU, T
    INOUE, Y
    KUMANOYA, M
    TOBITA, Y
    GENJYO, H
    NAGATOMO, M
    YOSHIHARA, T
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1990, 25 (05) : 1112 - 1117
  • [7] A 100-MHZ 4-MB CACHE DRAM WITH FAST COPY-BACK SCHEME
    DOSAKA, K
    KONISHI, Y
    HAYANO, K
    HIMUKASHI, K
    YAMAZAKI, A
    IWAMOTO, H
    KUMANOYA, M
    HAMANO, H
    YOSHIHARA, T
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1992, 27 (11) : 1534 - 1539
  • [8] A 14-NS 4-MB CMOS DRAM WITH 300-MW ACTIVE POWER
    KIRIHATA, T
    DHONG, SH
    KITAMURA, K
    SUNAGA, T
    KATAYAMA, Y
    SCHEUERLEIN, RE
    SATOH, A
    SAKAUE, Y
    TOBIMATSU, K
    HOSOKAWA, K
    SAITOH, T
    YOSHIKAWA, T
    HASHIMOTO, H
    KAZUSAWA, M
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1992, 27 (09) : 1222 - 1228
  • [9] A LOW-TEMPERATURE 12 NS DRAM
    HENKELS, WH
    LU, NCC
    HWANG, W
    RAJEEVAKUMAR, TV
    FRANCH, RL
    JENKINS, KA
    BUCELOT, TJ
    HEIDEL, DF
    IMMEDIATO, MJ
    1989 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS: PROCEEDINGS OF TECHNICAL PAPERS, 1989, : 32 - 35
  • [10] Demonstrated reliability of 4-Mb MRAM
    Åkerman, J
    Brown, P
    DeHerrera, M
    Durlam, M
    Fuchs, E
    Gajewski, D
    Griswold, M
    Janesky, J
    Nahas, JJ
    Tehrani, S
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2004, 4 (03) : 428 - 435