HIGH-LEVEL OPTIMIZATIONS IN COMPILING PROCESS DESCRIPTIONS TO ASYNCHRONOUS CIRCUITS

被引:1
|
作者
GOPALAKRISHNAN, G
AKELLA, V
机构
[1] UNIV UTAH,DEPT COMP SCI,SALT LAKE CITY,UT 84112
[2] UNIV CALIF DAVIS,DEPT ELECT & COMP ENGN,DAVIS,CA 95616
来源
JOURNAL OF VLSI SIGNAL PROCESSING | 1994年 / 7卷 / 1-2期
关键词
D O I
10.1007/BF02108188
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Asynchronous/Self-Timed designs are beginning to attract attention as promising means of dealing with the complexity of modem VLSI technology. In this article, we present our views on why asynchronous systems matter. We then present details of our high level synthesis tool SHILPA that can automatically synthesize asynchronous circuits from descriptions in our concurrent programming language, hopCP. We outline many of the novel features of hopCP and also sketch how these constructs are compiled into asynchronous circuits, and then focus on the high level optimizations employed by SHILPA, including concurrent guard evaluation and concurrent process decomposition.
引用
收藏
页码:33 / 45
页数:13
相关论文
共 50 条
  • [31] High-level Authoring of Simple Sequencing Descriptions
    Papasalouros, Andreas
    Gitsis, Christos
    ICALT: 2009 IEEE INTERNATIONAL CONFERENCE ON ADVANCED LEARNING TECHNOLOGIES, 2009, : 347 - +
  • [32] HIGH-LEVEL SYNTHESIS OF DIGITAL CIRCUITS
    DEMICHELI, G
    ADVANCES IN COMPUTERS, VOL 37, 1993, 37 : 207 - 283
  • [33] HIGH-LEVEL SYNTHESIS OF DIGITAL CIRCUITS
    DEMICHELI, G
    IEEE DESIGN & TEST OF COMPUTERS, 1990, 7 (05): : 6 - 7
  • [34] A TRANSFORMATIONAL APPROACH TO ASYNCHRONOUS HIGH-LEVEL SYNTHESIS
    GOPALAKRISHNAN, G
    AKELLA, V
    VLSI 93, 1994, 42 : 201 - 210
  • [35] Asynchronous microengines for efficient high-level control
    Jacobson, H
    Gopalakrishnan, G
    SEVENTEENTH CONFERENCE ON ADVANCED RESEARCH IN VLSI, PROCEEDINGS, 1997, : 201 - 218
  • [36] High level synthesis of timed asynchronous circuits
    Yoneda, T
    Matsumoto, A
    Kato, M
    Myers, C
    11TH IEEE INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS, PROCEEDINGS, 2005, : 178 - 189
  • [37] High-level Modeling and Verification Platform for Elastic Circuits with Process Variation Considerations
    Zaeemi, Meysam
    Mohammadi, Siamak
    ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2022, 18 (04)
  • [38] MLIR Loop Optimizations for High-Level Synthesis: a Case Study
    Curzel, Serena
    Jovic, Sofija
    Fiorito, Michele
    Tumeo, Antonino
    Ferrandi, Fabrizio
    PROCEEDINGS OF THE 2022 31ST INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PACT 2022, 2022, : 544 - 545
  • [39] High-Level Optimizations for Newly Created and Existing Microprocessor Architectures
    Alexander, Drozdov Yu.
    Victor, Vladislavlev E.
    Sergey, Novikov, V
    Eugeniy, Kochetkov L.
    PROCEEDINGS OF THE SECOND INTERNATIONAL CONFERENCE ON ENGINEERING AND TELECOMMUNICATION, EN&T 2015, 2015, : 58 - 62
  • [40] High-level energy estimation of template-based QDI asynchronous circuits based on transition counting
    Salehi, M
    Saleh, K
    Kalantari, H
    Naderi, M
    Pedram, H
    16TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, PROCEEDINGS, 2004, : 489 - 492