HIGH-LEVEL OPTIMIZATIONS IN COMPILING PROCESS DESCRIPTIONS TO ASYNCHRONOUS CIRCUITS

被引:1
|
作者
GOPALAKRISHNAN, G
AKELLA, V
机构
[1] UNIV UTAH,DEPT COMP SCI,SALT LAKE CITY,UT 84112
[2] UNIV CALIF DAVIS,DEPT ELECT & COMP ENGN,DAVIS,CA 95616
来源
JOURNAL OF VLSI SIGNAL PROCESSING | 1994年 / 7卷 / 1-2期
关键词
D O I
10.1007/BF02108188
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Asynchronous/Self-Timed designs are beginning to attract attention as promising means of dealing with the complexity of modem VLSI technology. In this article, we present our views on why asynchronous systems matter. We then present details of our high level synthesis tool SHILPA that can automatically synthesize asynchronous circuits from descriptions in our concurrent programming language, hopCP. We outline many of the novel features of hopCP and also sketch how these constructs are compiled into asynchronous circuits, and then focus on the high level optimizations employed by SHILPA, including concurrent guard evaluation and concurrent process decomposition.
引用
收藏
页码:33 / 45
页数:13
相关论文
共 50 条
  • [21] AN ASYNCHRONOUS MODEL FOR HIGH-LEVEL SYNTHESIS
    BRAGE, JP
    MICROELECTRONICS JOURNAL, 1994, 25 (03) : 199 - 213
  • [22] High-level design for asynchronous logic
    Smith, R
    Ligthart, M
    PROCEEDINGS OF THE ASP-DAC 2001: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2001, 2001, : 431 - 436
  • [23] The Effect of Compiler Optimizations on High-Level Synthesis for FPGAs
    Huang, Qijing
    Lian, Ruolong
    Canis, Andrew
    Choi, Jongsok
    Xi, Ryan
    Brown, Stephen
    Anderson, Jason
    2013 IEEE 21ST ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2013, : 89 - 96
  • [24] Search-space optimizations for high-level ATPG
    Campos, Jorge
    Al-Asaad, Hussain
    MTV 2005: SIXTH INTERNATIONAL WORKSHOP ON MICROPRESSOR TEST AND VERIFICATION: COMMON CHALLENGES AND SOLUTIONS, PROCEEDINGS, 2006, : 84 - +
  • [25] Coordinated parallelizing compiler optimizations and high-level synthesis
    Gupta, S
    Gupta, RK
    Dutt, ND
    Nicolau, A
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2004, 9 (04) : 441 - 470
  • [26] Formal verification of peephole optimizations in asynchronous circuits
    Kong, XH
    Negulescu, R
    FORMAL TECHNIQUES FOR NETWORKED AND DISTRIBUTED SYSTEMS, 2001, 69 : 219 - 234
  • [27] Reconciling High-Level Optimizations and Low-Level Code in LLVM
    Lee, Juneyoung
    Hur, Chung-Kil
    Jung, Ralf
    Liu, Zhengyang
    Regehr, John
    Lopes, Nuno P.
    PROCEEDINGS OF THE ACM ON PROGRAMMING LANGUAGES-PACMPL, 2018, 2
  • [28] Using high-level performance prediction in compiling for distributed systems
    van Gemund, AJC
    PROCEEDINGS OF THE THIRTY-FIRST HAWAII INTERNATIONAL CONFERENCE ON SYSTEM SCIENCES, VOL VII: SOFTWARE TECHNOLOGY TRACK, 1998, : 554 - 563
  • [29] Reconciling High-Level Optimizations and Low-Level Code in LLVM
    Lee, Juneyoung
    Hur, Chung-Kil
    Jung, Ralf
    Liu, Zhengyang
    Regehr, John
    Lopes, Nuno P.
    PROCEEDINGS OF THE ACM ON PROGRAMMING LANGUAGES-PACMPL, 2018, 2
  • [30] High-Level Task Descriptions for Industrial Robots
    Stenmark, Maj
    THIRTEENTH SCANDINAVIAN CONFERENCE ON ARTIFICIAL INTELLIGENCE (SCAI 2015), 2015, 278 : 191 - 192