A 10-B 50 MS/S 500-MW A/D CONVERTER USING A DIFFERENTIAL-VOLTAGE SUBCONVERTER

被引:0
|
作者
MIKI, T
KOUNO, H
KUMAMOTO, T
KINOSHITA, Y
IGARASHI, T
OKADA, K
机构
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A BiCMOS A/D converter using a ''differential voltage subconverter,'' which directly converts a voltage difference of complementary analog inputs to a digital code, is described. Fully differential architecture has advantages in immunity of common-mode error and in reduction of supply voltage. This differential-voltage subconverter realizes the fully differential A/D conversion without using interpolation technique. This subconverter is free from CR delay caused in the ladder resistors. Circuit techniques for high-accuracy conversion with single 5-V power supply, such as compensation technique for VBE modulation in emitter degeneration amplifier, are also described. A 10-b A/D converter is fabricated in a 0.8-mum BiCMOS process with f(T) of 9 GHz. It successfully operates at 50 MS/s with 500-mW power consumption and with 5-V single supply.
引用
收藏
页码:846 / 852
页数:7
相关论文
共 50 条
  • [41] A 1.0-V 10-b 30-MS/s 3.4-mW rail-to-rail pipelined ADC using a new front-end MDAC
    Gotoh, Kunihiko
    Ando, Hiroshi
    Iwata, Atsushi
    IEICE ELECTRONICS EXPRESS, 2009, 6 (04): : 198 - 204
  • [42] A 70-MS/s 110-mW 8-b CMOS folding and interpolating A/D converter
    Nauta, B
    Venes, AGW
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1995, 30 (12) : 1302 - 1308
  • [43] A 1.5-V 10-b 50 MS/s time-interleaved switched-opamp pipeline CMOS ADC with high energy efficiency
    Vaz, B
    Goes, J
    Paulino, N
    2004 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2004, : 432 - 435
  • [44] A 10b 100 MS/s 1.4 mm2 56 mW 0.18 μm CMOS A/D converter with 3-D fully symmetrical capacitors
    Min, Byoung-Han
    Cho, Young-Jae
    Chae, Hee-Sung
    Park, Hee-Won
    Lee, Seung-Hoon
    IEICE TRANSACTIONS ON ELECTRONICS, 2006, E89C (05): : 630 - 635
  • [45] An 11-bit 160-MS/s 1.35-v 10-mW D/A converter using automated device sizing system
    Matsumoto, Osamu
    Harada, Hisashi
    Morimoto, Yasuo
    Kumamoto, Toshio
    Miki, Takahiro
    Hotta, Masao
    ASP-DAC 2005: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2005, : 809 - 814
  • [46] A 175Ms/s, 6b, 160mW, 3.3V CMOS A/D converter
    Roovers, R
    Steyaert, MSJ
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (07) : 938 - 944
  • [47] A continuously calibrated 12-b, 10-MS/s, 3.3-V A/D converter
    Ingino, JM
    Wooley, BA
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1998, 33 (12) : 1920 - 1931
  • [48] A 10 b 50 MS/s Opamp-Sharing Pipeline A/D With Current-Reuse OTAs
    Chandrashekar, Kailash
    Bakkaloglu, Bertan
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2011, 19 (09) : 1610 - 1616
  • [49] A full Nyquist 15MS/s 8-b differential switched-current A/D converter
    Bracey, M
    RedmanWhite, W
    Richardson, J
    Hughes, JB
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (07) : 945 - 951
  • [50] A 10-b 30-MS/s 3.4-mW Pipelined ADC with 2.0-Vpp Full-swing Input at a 1.0-V Supply
    Gotoh, Kunihiko
    Ando, Hiroshi
    Iwata, Atsushi
    2008 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE, 2008, : 57 - +