A 10-B 50 MS/S 500-MW A/D CONVERTER USING A DIFFERENTIAL-VOLTAGE SUBCONVERTER

被引:0
|
作者
MIKI, T
KOUNO, H
KUMAMOTO, T
KINOSHITA, Y
IGARASHI, T
OKADA, K
机构
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A BiCMOS A/D converter using a ''differential voltage subconverter,'' which directly converts a voltage difference of complementary analog inputs to a digital code, is described. Fully differential architecture has advantages in immunity of common-mode error and in reduction of supply voltage. This differential-voltage subconverter realizes the fully differential A/D conversion without using interpolation technique. This subconverter is free from CR delay caused in the ladder resistors. Circuit techniques for high-accuracy conversion with single 5-V power supply, such as compensation technique for VBE modulation in emitter degeneration amplifier, are also described. A 10-b A/D converter is fabricated in a 0.8-mum BiCMOS process with f(T) of 9 GHz. It successfully operates at 50 MS/s with 500-mW power consumption and with 5-V single supply.
引用
收藏
页码:846 / 852
页数:7
相关论文
共 50 条
  • [1] A 10-B 50-MS/S 500-MW A/D CONVERTER USING A DIFFERENTIAL-VOLTAGE SUBCONVERTER
    MIKI, T
    KOUNO, H
    KUMAMOTO, T
    KINOSHITA, Y
    IGARASHI, T
    OKADA, K
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1994, 29 (04) : 516 - 522
  • [2] 10-b, 100-MS/s CMOS A/D converter
    Univ of California, Los Angeles, United States
    IEEE J Solid State Circuits, 3 (302-311):
  • [3] A 10-B 70-MS/S CMOS D/A CONVERTER
    NAKAMURA, Y
    MIKI, T
    MAEDA, A
    KONDOH, H
    YAZAWA, N
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (04) : 637 - 642
  • [4] A 10-b, 100-MS/s CMOS A/D converter
    Kim, KY
    Kusayanagi, N
    Abidi, AA
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (03) : 302 - 311
  • [5] A 10-B 50-MHZ PIPELINED CMOS A/D CONVERTER WITH S/H
    YOTSUYANAGI, M
    ETOH, T
    HIRATA, K
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1993, 28 (03) : 292 - 300
  • [6] A 10-b 500 MS/s CMOS Folding A/D Converter with a Hybrid Calibration and a Novel Digital Error Correction Logic
    Jun, Joongwon
    Kim, Daeyun
    Song, Minkyu
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2012, 12 (01) : 1 - 9
  • [7] A 10-B, 20 M-SAMPLE/S, 35-MW PIPELINE A/D CONVERTER
    CHO, TB
    GRAY, PR
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1995, 30 (03) : 166 - 172
  • [8] A 10-b 30-MS/s low-power pipelined CMOS A/D converter using a pseudodifferential architecture
    Miyazaki, D
    Kawahito, S
    Furuta, M
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (02) : 369 - 373
  • [9] A 10-b 40-Msample/s BiCMOS A/D converter
    Shu, TH
    Bacrania, K
    Gokhale, R
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (10) : 1507 - 1510
  • [10] A, 10-bit 30-MS/s 50mW piplelined A/D converter
    Chen, X
    He, LN
    Yan, XL
    2005 6TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, BOOKS 1 AND 2, 2005, : 427 - 430