OPERATION AND FAILURE OF A HAIRPIN NUCLEATE GENERATOR ON A BUBBLE MEMORY CHIP

被引：0
|
作者：
SUZUKI, R
HUMPHREY, FB
机构：
来源：
IEEE TRANSACTIONS ON MAGNETICS | 1980年 / 16卷 / 06期
关键词：
D O I：
10.1109/TMAG.1980.1060884
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：1389 / 1395
页数：7
相关论文
共 50 条
  • [31] AN ON-CHIP BACK-BIAS GENERATOR FOR MOS DYNAMIC MEMORY
    MARTINO, WL
    MOENCH, JD
    BORMANN, AR
    TESCH, RC
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1980, 15 (05) : 820 - 826
  • [32] An on-chip march pattern generator for testing embedded memory cores
    Wang, WL
    Lee, KJ
    Wang, JF
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2001, 9 (05) : 730 - 735
  • [33] OPERATION OF MAJOR LINE BUBBLE PROPAGATION PATH FOR BLOCH LINE MEMORY
    MATSUYAMA, K
    CHIKAMATSU, K
    TANAKA, S
    SUZUKI, T
    IEEE TRANSACTIONS ON MAGNETICS, 1989, 25 (05) : 4248 - 4250
  • [34] MEGABIT BUBBLE-MEMORY CHIP GETS SUPPORT FROM LSI FAMILY
    BRYSON, D
    CLOVER, D
    LEE, D
    ELECTRONICS, 1979, 52 (09): : 105 - 111
  • [35] DESIGN AND FABRICATION OF A 73-KBIT MAGNETIC-BUBBLE MEMORY CHIP
    YANASE, T
    IGARASHI, K
    SEGAWA, M
    FUJITSU SCIENTIFIC & TECHNICAL JOURNAL, 1978, 14 (01): : 61 - 84
  • [36] MEMORY BOARD USING ON-CHIP CACHE CD BUBBLE DEVICES.
    Nagai, H.
    Yamada, Y.
    Suga, S.
    Takahashi, K.
    IEEE translation journal on magnetics in Japan, 1984, TJMJ-1 (03): : 295 - 297
  • [37] TRUE SWAP GATE DESIGN FOR ON CHIP CACHE ORGANIZATION MEGABIT BUBBLE MEMORY
    KOHARA, H
    TAKAHASHI, K
    SUGA, S
    FUJIWARA, S
    IEEE TRANSACTIONS ON MAGNETICS, 1981, 17 (06) : 3038 - 3040
  • [38] WAFER LEVEL INTEGRATED BUBBLE MEMORY CHIP FOR CHINESE CHARACTER GENERATION.
    Chen, T.T.
    Lee, W.P.
    IAHS-AISH Publication (International Association of Hydrological Sciences-Association Internationale des Sciences Hydrologiques), 1978, : 360 - 363
  • [39] DESIGN AND FABRICATION OF A 73-KBIT MAGNETIC BUBBLE MEMORY CHIP.
    Yanase, Takeyasu
    Igarashi, Kohji
    Segawa, Mikio
    1600, (14):
  • [40] A Directed Test Generator for Shared-Memory Verification of Multicore Chip Designs
    Andrade, Gabriel A. G.
    Graf, Marleson
    Pfeifer, Nicolas
    dos Santos, Luiz C. V.
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 39 (12) : 5295 - 5303
12345