ON THE ARCHITECTURE AND IMPLEMENTATION OF PARALLEL ORDINAL MACHINES

被引:0
|
作者
BENDAVID, A [1 ]
BENDAVID, G [1 ]
机构
[1] TECHNION ISRAEL INST TECHNOL,DEPT ELECT ENGN,IL-32000 HAIFA,ISRAEL
来源
关键词
D O I
10.1109/21.362957
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
A new type of parallel artificial intelligence machine is proposed. The machine learns classification rules from past example decisions of multiattribute ordinal decision-making problems, such as credit rating, employee selection, and editorial preference. These classification problems frequently occur in business, management, and social disciplines. The classification rules which are generated by the machine are consistent with each other even when the data is noisy. The resulting rules are also irredundant with respect to each other. The computation is based upon comparison operations, and no scale conversion is needed. Each processing element of the machine is very simple, and the architecture is modular. The machine carries out a learning task in time which is linear with the number of the examples in the training set. Classification is done in m gate delays, where m is the number of the classification rules. Simulation results of the algorithms on a single processor machine are presented, and suggestions regarding efficient utilization of the proposed parallel architecture are discussed.
引用
收藏
页码:159 / 168
页数:10
相关论文
共 50 条
  • [21] A parallel and scalable digital architecture for training support vector machines
    Kui-kang Cao
    Hai-bin Shen
    Hua-feng Chen
    Journal of Zhejiang University SCIENCE C, 2010, 11 : 620 - 628
  • [22] A parallel and scalable digital architecture for training support vector machines
    Cao, Kui-kang
    Shen, Hai-bin
    Chen, Hua-feng
    JOURNAL OF ZHEJIANG UNIVERSITY-SCIENCE C-COMPUTERS & ELECTRONICS, 2010, 11 (08): : 620 - 628
  • [23] Parallel Implementation of Doolittle Algorithm Using OpenMP for Multicore Machines
    Mustafa, B.
    Shahana, Rafiya
    Ahmed, Waseem
    2015 IEEE INTERNATIONAL ADVANCE COMPUTING CONFERENCE (IACC), 2015, : 575 - 578
  • [24] An Hybrid Parallel Implementation of Model Selection for Support Vector Machines
    Ripepi, Giuseppe
    Clematis, Andrea
    D'Agostino, Daniele
    23RD EUROMICRO INTERNATIONAL CONFERENCE ON PARALLEL, DISTRIBUTED, AND NETWORK-BASED PROCESSING (PDP 2015), 2015, : 145 - 149
  • [25] Fast, parallel implementation of particle filtering on the GPU architecture
    Gelencser-Horvath, Anna
    Tornai, Gabor Janos
    Horvath, Andras
    Cserey, Gyoergy
    EURASIP JOURNAL ON ADVANCES IN SIGNAL PROCESSING, 2013,
  • [26] Serial and Parallel Implementation of CORDIC Architecture: A Comparative Approach
    Abubeker, K. M.
    Backer, Sabana
    Varghese, Abey Mathew
    2013 ANNUAL INTERNATIONAL CONFERENCE ON EMERGING RESEARCH AREAS & 2013 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, COMMUNICATIONS & RENEWABLE ENERGY (AICERA/ICMICR), 2013,
  • [27] Efficient parallel architecture for implementation of the CMA adaptive antenna
    Boonpoonga, Akkarat
    Sirisuk, Phaophak
    Krairiksh, Monai
    IETE TECHNICAL REVIEW, 2013, 30 (04) : 303 - 312
  • [28] Data flow architecture for the parallel implementation of the functional language
    Jelsina, M
    Krahulik, P
    Legnavsky, M
    ICICS - PROCEEDINGS OF 1997 INTERNATIONAL CONFERENCE ON INFORMATION, COMMUNICATIONS AND SIGNAL PROCESSING, VOLS 1-3: THEME: TRENDS IN INFORMATION SYSTEMS ENGINEERING AND WIRELESS MULTIMEDIA COMMUNICATIONS, 1997, : 1452 - 1456
  • [29] Implementation of parallel adder using combinatorial logic architecture
    Yarning Wu
    Chinese Journal of Lasers, 1992, (04) : 81 - 86
  • [30] Fast, parallel implementation of particle filtering on the GPU architecture
    Anna Gelencsér-Horváth
    Gábor János Tornai
    András Horváth
    György Cserey
    EURASIP Journal on Advances in Signal Processing, 2013