PRIORITY ASSIGNMENT CONTROL OF ATM LINE BUFFERS WITH MULTIPLE QOS CLASSES

被引:25
|
作者
TAKAGI, Y
HINO, S
TAKAHASHI, T
机构
[1] NTT Communication Switching Laboratories
关键词
D O I
10.1109/49.103554
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Asynchronous transfer mode (ATM) networks will provide multimedia services with diversified traffic flow characteristics and quality requirements. In such a multimedia environment, the bandwidth efficiency can be improved by defining multiple quality of service (QOS) classes and using a traffic control which manages required QOS of each class individually (QOS control). Priority assignment control is presented as a QOS control method in an ATM switching node. In order to quantitatively evaluate the control performance, the region determined by the offered load of each class where the QOS requirements of all the classes are satisfied (admissible offered load region) is analytically obtained and various combinations of two classes and related control effects are discussed. The results illustrate that when required values of cell loss rate and delay time are both different between the classes, the control effect is large; however, when only either of them is different, the effect is relatively small. This control method is more effective when the interclass quality difference is bigger and the burstiness of the traffic is stronger. The control scheme to enlarge the actual admissible offered load region by adaptively changing the priority assignment ratio is presented and its feasibility is confirmed by the simulation.
引用
收藏
页码:1078 / 1092
页数:15
相关论文
共 50 条
  • [21] Packet Priority Assignment for Wireless Control Systems of Multiple Physical Systems
    Wang, Wenchen
    Mosse, Daniel
    Papadopoulos, Alessandro, V
    2019 IEEE 22ND INTERNATIONAL SYMPOSIUM ON REAL-TIME DISTRIBUTED COMPUTING (ISORC 2019), 2019, : 143 - 150
  • [22] Bandwidth assignment with QoS guarantee in a class of scalable ATM switches
    Liew, SY
    Lee, TT
    IEEE TRANSACTIONS ON COMMUNICATIONS, 2000, 48 (03) : 377 - 380
  • [23] An ATM Switch Architecture with Priority Control
    陈山枝
    High Technology Letters, 1996, (01) : 59 - 63
  • [24] Priority control schemes of ATM switching
    Du, Guangdong
    Liu, Zengji
    Hu, Zheng
    Tien Tzu Hsueh Pao/Acta Electronica Sinica, 1993, 21 (07): : 77 - 84
  • [25] Priority assignment on an avionics switched Ethernet Network (QoS AFDX)
    Hamza, Tasnim
    Scharbarg, Jean-Luc
    Fraboul, Christian
    PROCEEDINGS OF 2014 10TH IEEE WORKSHOP ON FACTORY COMMUNICATION SYSTEMS (WFCS 2014), 2014,
  • [26] On priority scheduling algorithm at ATM switches with multi-class output buffers
    Korea Advance Inst of Science and, Technology, Taejon, Korea, Republic of
    IEICE Trans Commun, 1 (34-38):
  • [27] PRIORITY CONTROL ATM FOR SWITCHING SYSTEMS
    OH, C
    MURATA, M
    MIYAHARA, H
    IEICE TRANSACTIONS ON COMMUNICATIONS, 1992, E75B (09) : 894 - 905
  • [28] On priority scheduling algorithm at ATM switches with multi-class output buffers
    Shim, KH
    Nho, JM
    Lim, JT
    IEICE TRANSACTIONS ON COMMUNICATIONS, 1999, E82B (01) : 34 - 38
  • [29] Performance of a large-scale ATM switching fabric with multiple priority-classes and multiple stage-partitions architecture
    Xidian Univ, Xi'an, China
    Chinese Journal of Electronics, 1997, 6 (02): : 57 - 63
  • [30] Bandwidth assignment control in ATM system
    Kuribayashi, Shin-ichi
    Electronics and Communications in Japan, Part I: Communications (English translation of Denshi Tsushin Gakkai Ronbunshi), 1991, 74 (09): : 30 - 42