HIGH-DENSITY PROGRAMMABLE LOGIC ARRAY CHIP

被引：0
|
作者：
WOOD, RA
机构：
来源：
IEEE TRANSACTIONS ON COMPUTERS | 1979年 / 28卷 / 09期
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：602 / 608
页数：7
相关论文
共 50 条
  • [41] CMOS analog programmable logic array
    Rajagopal, C
    Núñez-Aldana, A
    VLSI 2004: IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS, 2004, : 291 - 292
  • [42] PROGRAMMABLE LOGIC ARRAY OPTIMIZATION TECHNIQUES
    LI, HF
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1980, 49 (04) : 287 - 299
  • [43] AN ECL FIELD PROGRAMMABLE LOGIC ARRAY
    SCHMITZ, C
    HINGARH, HK
    BROWN, M
    KWAN, H
    VITHAYATHIL, J
    ISSCC DIGEST OF TECHNICAL PAPERS, 1984, 27 : 264 - &
  • [44] High-speed and high-density chip-to-chip interconnections: Trends and techniques
    IBM Zurich Research Lab, Ruschlikon, Switzerland
    IEEE Topical Meeting on Electrical Performance of Electronic Packaging, 2000, : 23 - 24
  • [45] CMOS PROGRAMMABLE LOGIC ARRAY.
    Cases, M.
    Kraft, W.
    IBM technical disclosure bulletin, 1984, 26 (11): : 5835 - 5837
  • [46] Extended programmable logic array architecture
    Aaldering, Mark
    Australian Electronics Engineering, 1997, 30 (09): : 52 - 53
  • [47] GRAPH FOLDING AND PROGRAMMABLE LOGIC ARRAY
    HU, TC
    KUO, YS
    NETWORKS, 1987, 17 (01) : 19 - 37
  • [48] INTEGRATED PROGRAMMABLE LOGIC ARRAY TRIGGERS
    MANUKYAN, EM
    TELECOMMUNICATIONS AND RADIO ENGINEERING, 1989, 44 (12) : 99 - 102
  • [49] INTRODUCTION TO PROGRAMMABLE ARRAY LOGIC.
    Coli, Vincent J.
    Byte, 1987, 12 (0l): : 207 - 2
  • [50] Determination of the delay of a programmable logic array
    Avdeev N.A.
    Bibilo P.N.
    Russian Microelectronics, 2010, 39 (04) : 288 - 298
12345