OUTLIER DETECTION IN THE DESIGN OF FAULT-TOLERANT BIOSENSOR ARRAYS

被引:2
|
作者
FLANAGAN, MT
TAHA, KAK
CARROLL, NJ
机构
关键词
D O I
10.1098/rstb.1987.0017
中图分类号
Q [生物科学];
学科分类号
07 ; 0710 ; 09 ;
摘要
引用
收藏
页码:61 / 72
页数:12
相关论文
共 50 条
  • [21] Fault-tolerant PACS server design
    Huang, HK
    Cao, F
    Liu, BJ
    Zhang, J
    Zhou, Z
    Tsai, A
    Mogel, G
    MEDICAL IMAGING 2001: PACS AND INTEGRATED MEDICAL INFORMATION SYSTEMS: DESIGN AND EVALUATION, 2001, 4323 : 83 - 92
  • [22] ON ISSUES IN FAULT-TOLERANT COMPUTER DESIGN
    SOI, IM
    AGGARWAL, KK
    COMPUTERS & ELECTRICAL ENGINEERING, 1981, 8 (03) : 229 - 234
  • [23] Design of a robust fault-tolerant multiplier
    Kasuga, Takeshi
    Kameyama, Michitaka
    Higuchi, Tatsuo
    Systems and Computers in Japan, 1991, 22 (02) : 10 - 18
  • [24] DESIGN OF A FAULT-TOLERANT UNIVERSAL CELL
    LALA, PK
    BUSABA, F
    XIE, A
    YARLAGADDA, KC
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1992, 72 (03) : 467 - 470
  • [25] A Fault-Tolerant Combinational Circuit Design
    Ostanin, S.
    Kirienko, I.
    Lavrov, V.
    PROCEEDINGS OF 2015 IEEE EAST-WEST DESIGN & TEST SYMPOSIUM (EWDTS), 2015,
  • [26] A TAXONOMY OF RECONFIGURATION TECHNIQUES FOR FAULT-TOLERANT PROCESSOR ARRAYS
    CHEAN, M
    FORTES, JAB
    COMPUTER, 1990, 23 (01) : 55 - 69
  • [27] EFFECTIVE RECONFIGURATION ALGORITHMS IN FAULT-TOLERANT PROCESSOR ARRAYS
    BERESFORDSMITH, B
    SCHRODER, H
    COMPUTING SYSTEMS, 1990, 5 (03): : 169 - 177
  • [28] ON MAPPING ALGORITHMS TO LINEAR AND FAULT-TOLERANT SYSTOLIC ARRAYS
    KUMAR, VKP
    TSAI, YC
    IEEE TRANSACTIONS ON COMPUTERS, 1989, 38 (03) : 470 - 478
  • [29] THE DIOGENES APPROACH TO TESTABLE FAULT-TOLERANT ARRAYS OF PROCESSORS
    ROSENBERG, AL
    IEEE TRANSACTIONS ON COMPUTERS, 1983, 32 (10) : 902 - 910
  • [30] Orthogonal fault-tolerant systolic arrays for matrix multiplication
    Milovanovic, I. Z.
    Milovanovic, E. I.
    Stojcev, M. K.
    Bekakos, M. P.
    MICROELECTRONICS RELIABILITY, 2011, 51 (03) : 711 - 725