A 40-GHZ D-TYPE FLIP-FLOP USING ALGAAS/GAAS HBTS

被引：13
|
作者：
KURIYAMA, Y
SUGIYAMA, T
HONGO, S
AKAGI, J
TSUDA, K
IIZUKA, N
机构：
[1] Materials and Devices Laboratories, Toshiba Research and Development Center, Saiwai-ku
来源：
IEEE JOURNAL OF SOLID-STATE CIRCUITS | 1995年 / 30卷 / 10期
关键词：
D O I：
10.1109/4.466069
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
We report master-slave D-type flip-flop (D-FF) circuit implemented with AlGaAs/GaAs HBT's. The fabricated HBT's had an f(T) of 107 GHz and an f(max) of 110 GHz, To maximize the speed, the logic swing and transistor size in the IC were optimized. in the D-FF, to facilitate the high-speed testing, a selector circuit was integrated on the same chip, As a result, the operation of this IC was confirmed up to 40 GHz, which is the highest speed in D-FF.
引用
收藏
页码：1128 / 1130
页数：3
相关论文
共 50 条
  • [21] A 80-Gbit/s D-type flip-flop circuit using InPHEMT technology
    Suzuki, T
    Takahashi, T
    Hirose, T
    Takigawa, M
    GAAS IC SYMPOSIUM - 25TH ANNUAL TECHNICAL DIGEST 2003, 2003, : 165 - 168
  • [22] An analysis of the relationship between IDDQ testability and D-type flip-flop structure
    Miura, Y
    Yamazaki, H
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 1998, E81D (10): : 1072 - 1078
  • [23] PHASE-SEQUENCE DETECTOR BUILT WITH A DUAL D-TYPE FLIP-FLOP
    BLUMIN, A
    ELECTRONIC DESIGN, 1977, 25 (07) : 106 - 106
  • [24] High-performance quaternary latch and D-Type flip-flop with selective outputs
    Safipoor, Fatemeh
    Mirzaee, Reza Faghih
    Zare, Mahdi
    MICROELECTRONICS JOURNAL, 2021, 113
  • [25] High-performance quaternary latch and D-Type flip-flop with selective outputs
    Safipoor, Fatemeh
    Faghih Mirzaee, Reza
    Zare, Mahdi
    Microelectronics Journal, 2021, 113
  • [26] Multicolor Virtual Matrix LED Display Controlled by D-Type Flip-Flop Drivers
    Gago-Calderon, Alfonso
    Fernandez-Ramos, Jose
    Gago-Bohorquez, Alfonso
    JOURNAL OF DISPLAY TECHNOLOGY, 2011, 7 (04): : 174 - 180
  • [27] Compact Organic Complementary D-Type Flip-Flop Circuits Fabricated with Inkjet Printing
    Hayasaka, Kazuma
    Matsui, Hiroyuki
    Takeda, Yasunori
    Shiwaku, Rei
    Tanaka, Yasuhiro
    Shiba, Takeo
    Kumaki, Daisuke
    Tokito, Shizuo
    ADVANCED ELECTRONIC MATERIALS, 2017, 3 (09):
  • [28] Fighting stochastic variability in a D-type flip-flop with transistor-level reconfiguration
    Trefzer, Martin A.
    Walker, James A.
    Bale, Simon J.
    Tyrrell, Andy M.
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2015, 9 (04): : 190 - 196
  • [29] An energy efficient half-static clock-gating D-type flip-flop
    Tam, Wing-Shan
    Wong, Oi-Ying
    Mok, Ka-Yan
    Kok, Chi-Wah
    Wong, Hei
    EDSSC: 2007 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, VOLS 1 AND 2, PROCEEDINGS, 2007, : 325 - 328
  • [30] AN ENERGY EFFICIENT HALF-STATIC CLOCK-GATING D-TYPE FLIP-FLOP
    Tam, Wing-Shan
    Wong, Oi-Ying
    Mok, Ka-Yan
    Kok, Chi-Wah
    Wong, Hei
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2010, 19 (03) : 635 - 654
12345