SYNDROME-TESTABLE DESIGN OF COMBINATIONAL-CIRCUITS

被引：0

作者：

SAVIR, J ^{[1
]}

机构：

[1] STANFORD UNIV, STANFORD, CA 94305 USA

来源：

IEEE TRANSACTIONS ON COMPUTERS | 1980年 / 29卷 / 06期

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

引用

页码：442 / 451

页数：10

共 50 条

[41] TEST-GENERATION FOR CYCLIC COMBINATIONAL-CIRCUITS
RAHUNATHAN, A
ASHAR, P
MALIK, S
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1995, 14 (11) : 1408 - 1414
[42] THE EFFECT OF DONT CARES ON THE COMPLEXITY OF COMBINATIONAL-CIRCUITS
SPILLMAN, RJ
PROCEEDINGS OF THE IEEE, 1980, 68 (08) : 1021 - 1022
[43] TESTING FOR STUCK FAULTS IN CMOS COMBINATIONAL-CIRCUITS
ISMAEEL, AA
IEE PROCEEDINGS-G CIRCUITS DEVICES AND SYSTEMS, 1991, 138 (02): : 191 - 197
[44] SYNTHESIS OF DELAY-VERIFIABLE COMBINATIONAL-CIRCUITS
KE, WD
MENON, PR
IEEE TRANSACTIONS ON COMPUTERS, 1995, 44 (02) : 213 - 222
[45] SIMULATION OF COMBINATIONAL-CIRCUITS FOR FAULT-DIAGNOSIS
VISHNUBHOTLA, SR
SIMULATION, 1993, 60 (04) : 235 - 245
[46] Simplification of fully delay testable combinational circuits
Matrosova, A.
Mitrofanov, E.
Shah, T.
2015 IEEE 21ST INTERNATIONAL ON-LINE TESTING SYMPOSIUM (IOLTS), 2015, : 44 - 45
[47] THE VIRTUAL FEEDBACK PROBLEM IN HIERARCHICAL REPRESENTATIONS OF COMBINATIONAL-CIRCUITS
KOLLA, R
SERF, B
ACTA INFORMATICA, 1991, 28 (05) : 463 - 476
[48] ACCELERATED FAULT SIMULATION AND FAULT GRADING IN COMBINATIONAL-CIRCUITS
ANTREICH, KJ
SCHULZ, MH
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1987, 6 (05) : 704 - 712
[49] TESTING MULTIPLE-OUTPUT CMOS COMBINATIONAL-CIRCUITS
ISMAEEL, AA
INTERNATIONAL JOURNAL OF ELECTRONICS, 1989, 67 (04) : 513 - 521
[50] Orthogonal Algorithm of Logic Probability and Syndrome-Testable Analysis
郑崇勋
张克农
Journal of Computer Science and Technology, 1990, (02) : 203 - 209

← 1 2 3 4 5 →