SYNDROME-TESTABLE DESIGN OF COMBINATIONAL-CIRCUITS

被引：0

作者：

SAVIR, J ^{[1
]}

机构：

[1] STANFORD UNIV, STANFORD, CA 94305 USA

来源：

IEEE TRANSACTIONS ON COMPUTERS | 1980年 / 29卷 / 06期

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

引用

页码：442 / 451

页数：10

共 50 条

[1] DESIGN OF PARITY TESTABLE COMBINATIONAL-CIRCUITS
BHATTACHARYA, BB
SETH, SC
IEEE TRANSACTIONS ON COMPUTERS, 1989, 38 (11) : 1580 - 1584
[2] ON POLYNOMIAL-TIME TESTABLE COMBINATIONAL-CIRCUITS
RAO, NSV
TOIDA, S
IEEE TRANSACTIONS ON COMPUTERS, 1994, 43 (11) : 1298 - 1308
[3] ON DESIGNING ROBUST TESTABLE CMOS COMBINATIONAL-CIRCUITS
GUPTA, B
MALAIYA, YK
MIN, Y
RAJSUMAN, R
IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1989, 136 (04): : 329 - 338
[4] SYNDROME-TESTABLE INTERNALLY UNATE COMBINATIONAL-NETWORKS
ERIS, E
MILLER, DM
ELECTRONICS LETTERS, 1983, 19 (16) : 637 - 638
[5] SYNDROME-TESTABLE AND AUTOCORRELATION-TESTABLE INTERNALLY UNATE COMBINATIONAL-NETWORKS
ERIS, E
MUZIO, JC
ELECTRONICS LETTERS, 1984, 20 (06) : 264 - 266
[6] SYNTHESIS OF EASILY TESTABLE COMBINATIONAL-CIRCUITS FOR CERTAIN CLASS OF STUCK-AT FAULTS
ZANDERE, LJ
AVTOMATIKA I VYCHISLITELNAYA TEKHNIKA, 1983, (01): : 36 - 40
[7] SYNTHESIS OF EASILY TESTABLE COMBINATIONAL-CIRCUITS BY THE FACTORIZATION OF DEADLOCK DISJUNCTIVE NORMAL FORMS
PARSHINA, NA
AVTOMATIKA I VYCHISLITELNAYA TEKHNIKA, 1980, (04): : 68 - 74
[8] A DESIGN METHOD OF SFS AND SCD COMBINATIONAL-CIRCUITS
HATAKENAKA, S
NANYA, T
IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 1992, E75D (06) : 819 - 823
[9] SYNDROME-TESTING OF SYNDROME-UNTESTABLE COMBINATIONAL-CIRCUITS
SAVIR, J
IEEE TRANSACTIONS ON COMPUTERS, 1981, 30 (08) : 606 - 608
[10] STUDYING THE CONTROLLABILITY OF COMBINATIONAL-CIRCUITS
SKOBELEV, VG
AUTOMATION AND REMOTE CONTROL, 1988, 49 (01) : 109 - 113

← 1 2 3 4 5 →