DESIGN OF BIT-LEVEL SYSTOLIC ARRAYS WITH DEPENDENCE GRAPH

被引：0
|
作者：
LIU, CM
JEN, CW
机构：
来源：
SYSTOLIC ARRAY PROCESSORS | 1989年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：439 / 448
页数：10
相关论文
共 50 条
  • [31] EFFICIENT BIT-LEVEL SYSTOLIC ARRAY FOR THE LINEAR DISCRIMINANT FUNCTION CLASSIFIER
    WANG, CL
    WEI, CH
    CHEN, SH
    IEE PROCEEDINGS-G CIRCUITS DEVICES AND SYSTEMS, 1987, 134 (05): : 216 - 224
  • [32] A HIGH-PERFORMANCE BIT-LEVEL SYSTOLIC ARRAY FOR IIR FILTERING
    KNOWLES, SC
    MCWHIRTER, JG
    EVANS, RA
    CA-DSP 89, VOLS 1 AND 2: 1989 INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND DIGITAL SIGNAL PROCESSING, 1989, : 553 - 557
  • [33] SDIVA: Structural Delay Insensitivity Verification Analysis Method for Bit-Level Pipelined Systolic Arrays with Early Output Evaluation
    Ismailoglu, A. Neshn
    Askar, Murat
    11TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN - ARCHITECTURES, METHODS AND TOOLS : DSD 2008, PROCEEDINGS, 2008, : 566 - 571
  • [34] USE OF UNIDIRECTIONAL DATA FLOW IN BIT-LEVEL SYSTOLIC ARRAY CHIPS.
    McCanny, J.V.
    Evans, R.A.
    McWhirter, J.G.
    1600, (22):
  • [35] BIT-LEVEL SYSTOLIC ARRAY IMPLEMENTATION OF THE WINOGRAD FOURIER-TRANSFORM ALGORITHM
    WARD, JS
    MCCANNY, JV
    MCWHIRTER, JG
    IEE PROCEEDINGS-F RADAR AND SIGNAL PROCESSING, 1985, 132 (06) : 473 - 479
  • [36] MODIFIED BIT-LEVEL SYSTOLIC INNER PRODUCT/CONVOLVER ARCHITECTURE WITH INCREASED THROUGHPUT
    EVANS, RA
    EAMES, R
    ELECTRONICS LETTERS, 1987, 23 (09) : 460 - 461
  • [37] BIT-LEVEL SYSTOLIC ARRAY FOR FAST EXPONENTIATION IN GF(2M)
    WANG, CL
    IEEE TRANSACTIONS ON COMPUTERS, 1994, 43 (07) : 838 - 841
  • [38] Bit-level systolic array for FIR filter using AND-based Bit-serial multiplier
    Lee, JJ
    Song, GY
    IEEE TENCON 2003: CONFERENCE ON CONVERGENT TECHNOLOGIES FOR THE ASIA-PACIFIC REGION, VOLS 1-4, 2003, : 87 - 90
  • [39] Bit-GraphBLAS: Bit-Level Optimizations of Matrix-Centric Graph Processing on GPU
    Chen, Jou-An
    Sung, Hsin-Hsuan
    Shen, Xipeng
    Tallent, Nathan
    Barker, Kevin
    Li, Ang
    2022 IEEE 36TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM (IPDPS 2022), 2022, : 515 - 525
  • [40] A VLSI design of high speed bit-level Viterbi decoder
    Kim, Min Woo
    Cho, Jun Dong
    2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, 2006, : 309 - +
12345