QUADRUPLE-WELL CMOS FOR VLSI TECHNOLOGY

被引：16
|
作者：
CHEN, JYT
机构：
来源：
IEEE TRANSACTIONS ON ELECTRON DEVICES | 1984年 / 31卷 / 07期
关键词：
D O I：
10.1109/T-ED.1984.21630
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：910 / 919
页数：10
相关论文
共 50 条
  • [31] A quadruple well CMOS MAPS prototype for the Layer0 of the SuperB SVT
    Zucca, S.
    Ratti, L.
    Traversi, G.
    Morsani, F.
    Gabrielli, A.
    Giorgi, F.
    NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT, 2013, 718 : 380 - 382
  • [32] Quadruple-well ferroelectricity and moderate switching barrier in defective wurtzite α-Al2S3: a first-principles study
    Shimomura, Yuto
    Ohno, Saneyuki
    Hayashi, Katsuro
    Akamatsu, Hirofumi
    NPJ COMPUTATIONAL MATERIALS, 2025, 11 (01)
  • [33] Limitations and challenges of computer-aided design technology for CMOS VLSI
    Bryant, RE
    Cheng, KT
    Kahng, AB
    Keutzer, K
    Maly, W
    Newton, R
    Pileggi, L
    Rabaey, JM
    Sangiovanni-Vincentelli, A
    PROCEEDINGS OF THE IEEE, 2001, 89 (03) : 341 - 365
  • [34] SHALLOW SOURCE-DRAIN STRUCTURES FOR VLSI CMOS TECHNOLOGY.
    Butler, A.L.
    Foster, D.J.
    Physica B: Physics of Condensed Matter & C: Atomic, Molecular and Plasma Physics, Optics, 1984, 129 B-C (1-3): : 265 - 268
  • [35] A very wideband OTA-C filter in CMOS VLSI technology
    Li, R
    Raut, R
    7TH WORLD MULTICONFERENCE ON SYSTEMICS, CYBERNETICS AND INFORMATICS, VOL VIII, PROCEEDINGS, 2003, : 117 - 122
  • [36] Optoelectronic technology and base set of optoelectronic CMOS VLSI of the firm ''OPTOCOM''
    SvedeShvets, VN
    SvedeShvets, VV
    SECOND INTERNATIONAL CONFERENCE ON OPTICAL INFORMATION PROCESSING, 1996, 2969 : 112 - 115
  • [37] HIGH-DENSITY AND REDUCED LATCHUP SUSCEPTIBILITY CMOS TECHNOLOGY FOR VLSI
    MANOLIU, J
    TSENG, FH
    WOO, BJ
    MEIER, TJ
    IEEE ELECTRON DEVICE LETTERS, 1983, 4 (07) : 233 - 235
  • [38] A NOVEL CMOS VLSI ISOLATION TECHNOLOGY USING SELECTIVE CHLORINE IMPLANTATION
    PFIESTER, JR
    ALVIS, JR
    IEEE ELECTRON DEVICE LETTERS, 1988, 9 (11) : 561 - 563
  • [39] SELF-ALIGNED ION IMPLANT MASKING FOR CMOS VLSI TECHNOLOGY
    PIMBLEY, JM
    GHEZZO, M
    ELECTRON DEVICE LETTERS, 1982, 3 (04): : 99 - 100
  • [40] TWO-DIMENSIONAL NUMERICAL-ANALYSIS OF LATCHUP IN A VLSI CMOS TECHNOLOGY
    SANGIORGI, EC
    PINTO, MR
    SWIRHUN, SE
    DUTTON, RW
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1985, 32 (10) : 2117 - 2130
12345