QUASI-2-DIMENSIONAL SIMULATION OF TRANSIENT LATCHUP EFFECT IN VLSI CMOS CIRCUITS

被引:7
|
作者
HARTER, J
JACOBS, H
ZWAR, M
SKAPA, H
机构
关键词
D O I
10.1109/T-ED.1985.22177
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:1665 / 1668
页数:4
相关论文
共 50 条
  • [21] TRANSIENT-RESPONSE OF HOT-ELECTRONS IN QUASI-2-DIMENSIONAL SEMICONDUCTORS
    MOORE, JS
    DAS, P
    JOURNAL OF APPLIED PHYSICS, 1979, 50 (12) : 8082 - 8086
  • [22] POLARONS IN QUASI-2-DIMENSIONAL STRUCTURES
    THILAGAM, A
    SINGH, J
    PHYSICAL REVIEW B, 1994, 49 (19) : 13583 - 13588
  • [23] Circuit Modeling and Simulation of CMOS Circuits Latchup Induced by Microwave Pulse Injection
    Wang, Haiyang
    Hu, Biao
    Zou, Huan
    Zhou, Yihong
    2017 PROGRESS IN ELECTROMAGNETICS RESEARCH SYMPOSIUM - FALL (PIERS - FALL), 2017, : 2988 - 2992
  • [24] ELECTRODYNAMICS OF QUASI-2-DIMENSIONAL ELECTRONS
    DAHL, DA
    SHAM, LJ
    PHYSICAL REVIEW B, 1977, 16 (02): : 651 - 661
  • [25] QUASI-2-DIMENSIONAL COSMIC JETS
    TSINGANOS, K
    FERRARI, A
    ROSNER, R
    IAU SYMPOSIA, 1985, (107): : 497 - 501
  • [26] DIAMAGNETISM OF QUASI-2-DIMENSIONAL GRAPHITES
    KOTOSONOV, AS
    JETP LETTERS, 1986, 43 (01) : 37 - 40
  • [27] KINKS IN A QUASI-2-DIMENSIONAL SYSTEM
    BRAUN, OM
    KIVSHAR, YS
    FIZIKA TVERDOGO TELA, 1990, 32 (05): : 1399 - 1405
  • [28] Transient-induced latchup in CMOS technology: Physical mechanism and device simulation
    Ker, MD
    Hsu, SF
    IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST, 2004, : 937 - 940
  • [29] Evaluating and improving transient error tolerance of CMOS digital VLSI circuits
    Zhao, Chong
    Dey, Sujit
    2006 IEEE INTERNATIONAL TEST CONFERENCE, VOLS 1 AND 2, 2006, : 814 - +
  • [30] PROBABILISTIC SIMULATION FOR RELIABILITY-ANALYSIS OF CMOS VLSI CIRCUITS
    NAJM, FN
    BURCH, R
    YANG, P
    HAJJ, IN
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1990, 9 (04) : 439 - 450