DEVICE MODELING METHODOLOGIES CHALLENGED BY DEEP-SUBMICRON

被引：0
|
作者：
不详
机构：
来源：
COMPUTER DESIGN | 1994年 / 33卷 / 11期
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：A17 / A17
页数：1
相关论文
共 50 条
  • [41] Cleaning for deep-submicron structures.
    Aoki, H
    Yamasaki, S
    Aoto, N
    CLEANING TECHNOLOGY IN SEMICONDUCTOR DEVICE MANUFACTURING, 2000, 99 (36): : 102 - 113
  • [42] Modeling of deep-submicron silicon-based MISFETs with calcium fluoride dielectric
    Tyaginov, S. E.
    Illarionov, Yu. Yu.
    Vexler, M. I.
    Bina, M.
    Cervenka, J.
    Franco, J.
    Kaczer, B.
    Grasser, T.
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2014, 13 (03) : 733 - 738
  • [43] Modeling of deep-submicron silicon-based MISFETs with calcium fluoride dielectric
    S. E. Tyaginov
    Yu. Yu. Illarionov
    M. I. Vexler
    M. Bina
    J. Cervenka
    J. Franco
    B. Kaczer
    T. Grasser
    Journal of Computational Electronics, 2014, 13 : 733 - 738
  • [44] Technology-dependent modeling of deep-submicron MOSFET's and ULSI circuits
    Zhou, X
    Chiah, SB
    Lim, KY
    Wang, YW
    Yu, Y
    Chwa, S
    See, A
    Chan, L
    SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1 AND 2, PROCEEDINGS, 2001, : 855 - 860
  • [45] ON THE BAMBOO STRUCTURE AS THE SALVATION OF THIN-FILM METALLIZATION FOR DEEP-SUBMICRON DEVICE TECHNOLOGIES
    FU, KY
    APPLIED PHYSICS LETTERS, 1994, 65 (07) : 833 - 835
  • [46] Low power SOC in deep-submicron era
    Lee, YT
    IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2003, : 421 - 421
  • [47] Electromigration: The time bomb in deep-submicron ICs
    Li, PC
    Young, TK
    IEEE SPECTRUM, 1996, 33 (09) : 75 - 78
  • [48] Scaling effects on deep-submicron vertical MOSFETs
    Ahmadi, A
    Rowlands, DD
    Alam, K
    MICROELECTRONICS: DESIGN, TECHNOLOGY, AND PACKAGING II, 2006, 6035
  • [49] Reliability improvement in deep-submicron nMOSFETs by deuterium
    Watanabe, S
    Tamura, Y
    FUJITSU SCIENTIFIC & TECHNICAL JOURNAL, 2003, 39 (01): : 84 - 93
  • [50] Tools target deep-submicron interconnect delay
    不详
    IEEE DESIGN & TEST OF COMPUTERS, 2000, 17 (02): : 8 - 9
12345