ACCURATE ANALYSIS OF EMITTER BALLASTING IN HBT POWER TRANSISTORS

被引:0
|
作者
MEZUIMINTSA, R
HASSAINE, N
RIET, M
VILLEFORCEIX, B
KONCZYKOWSKA, A
VUYE, S
WANG, H
机构
[1] FRANCE-TELECOM, Centre National d'Etudes des Télécommunications, Laboratoire de Bagneux, 92220 Bagneux
关键词
D O I
10.1016/0167-9317(92)90543-Z
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
An accurate analysis of emitter ballasting, taking into account the current gain dependence on the temperature and the collector current is presented in this paper. Numerical computations of current-voltage characteristics have been performed using the emitter ballasting resistance as a parameter. Power HBTs for mobile communications have been fabricated. Load-pull measurements at the L band have shown 30 dBm maximum output power and 45% power added efficiency with 8.5dB associated gain.
引用
收藏
页码:777 / 780
页数:4
相关论文
共 50 条
  • [41] INFLUENCE OF POLYSILICON DEPOSITION ON FABRICATION OF POWER POLYSILICON EMITTER BIPOLAR-TRANSISTORS
    AUSTIN, P
    CAMINADE, J
    SANCHEZ, JL
    ELECTRONICS LETTERS, 1993, 29 (09) : 741 - 743
  • [42] Electro-thermal characterization of multi-emitter power NPN transistors
    Bajenaru, Adrian-Gabriel
    Boianceanu, Cristian Mihai
    Brezeanu, Gheorghe
    2014 INTERNATIONAL CONFERENCE ON OPTIMIZATION OF ELECTRICAL AND ELECTRONIC EQUIPMENT (OPTIM), 2014, : 506 - 511
  • [43] ON THE MODELING OF POLYSILICON EMITTER TRANSISTORS
    BASU, S
    PAL, DK
    DAW, AN
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1994, 77 (04) : 441 - 450
  • [44] SUPERBETA POLYSILICON EMITTER TRANSISTORS
    KEYES, EP
    TARR, NG
    IEEE ELECTRON DEVICE LETTERS, 1987, 8 (07) : 312 - 314
  • [45] EMITTER EFFICIENCY OF SILICON TRANSISTORS
    WILSON, BLH
    SOLID-STATE ELECTRONICS, 1977, 20 (01) : 71 - 74
  • [46] An Accurate Package Model for 60 W GaN Power Transistors
    Flucke, Jens
    Schmueckle, Franz-Josef
    Heinrich, Wolfgang
    Rudolph, Matthias
    2009 EUROPEAN MICROWAVE INTEGRATED CIRCUITS CONFERENCE (EUMIC 2009), 2009, : 152 - 155
  • [47] An output VSWR protection circuit using collector/emitter avalanche breakdown for SiGe HBT power amplifiers
    Shin, H
    Ju, HJ
    Chang, MF
    Nellis, K
    Zampardi, P
    IEICE TRANSACTIONS ON ELECTRONICS, 2004, E87C (09): : 1643 - 1645
  • [48] The Influence of Emitter Undercut on Device Parameters of SiGe HBT
    Shen, J.
    Tan, K. Z.
    Cui, W.
    Tang, Z. H.
    Chen, G. B.
    Hu, G. Y.
    Liang, J. C.
    Zhong, Y.
    Yang, Y. H.
    2014 INTERNATIONAL CONFERENCE ON CIRCUITS, COMMUNICATION, CONTROL AND COMPUTING (I4C), 2014, : 9 - 12
  • [49] CURRENT GAIN HFE OF ARSENIC EMITTER TRANSISTORS AND PHOSPHORUS EMITTER TRANSISTORS SHALLOW JUNCTION DEPTH
    IKUSHIMA, Y
    KAMOSHIDA, M
    ELECTRONICS & COMMUNICATIONS IN JAPAN, 1977, 60 (08): : 97 - 105
  • [50] STUDY ON DC BIAS MODE FOR COMMON EMITTER HBT
    KOMARU, M
    UDOMOTO, J
    INOUE, A
    SHIMURA, T
    SAKAI, M
    KURAGAKI, T
    TANINO, T
    SOLID-STATE ELECTRONICS, 1995, 38 (09) : 1649 - 1651