CONTROL OF BATCH PROCESSING SYSTEMS IN SEMICONDUCTOR WAFER FABRICATION FACILITIES

被引:37
|
作者
GURNANI, H [1 ]
ANUPINDI, R [1 ]
AKELLA, R [1 ]
机构
[1] CARNEGIE MELLON UNIV,GRAD SCH IND ADM,PITTSBURGH,PA 15213
关键词
SERIAL-BATCH SYSTEM; CONTROL LIMIT POLICY; RENEWAL THEORY; SCHEDULING; SEMICONDUCTOR MANUFACTURING;
D O I
10.1109/66.175364
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
This paper describes loading policies for a batch processing machine, i.e., a machine that can process more than one job at a time, when the arrival times of jobs to the machine are uncertain. The study is motivated by structure of process flows and the predominance of batch processing systems in a semiconductor wafer fabrication facility. We consider a two stage serial-batch system with the serial stage (e.g. photolithography) feeding the batch (e.g. furnace). Machines in the serial stage process one job at a time; further these machines are subject to failure. We assume a control limit policy for loading the batch machine, i.e., load if the queue length greater-than-or-equal-to Q, else wait until the number of jobs in queue is at least Q. The basic tradeoffs considered are delay (if we wait too long) vs. capacity utilization (if we load early with very few jobs). We do an average cost analysis and optimize to compute the critical number Q. In the extension to the basic model, we analyze the effect of due dates on the critical number. Comparison with simulation results is very encouraging.
引用
收藏
页码:319 / 328
页数:10
相关论文
共 50 条
  • [21] Determining operating criterion of batch processing operations for wafer fabrication
    Phojanamongkolkij, N
    Fowler, JW
    Cochran, JK
    JOURNAL OF MANUFACTURING SYSTEMS, 2002, 21 (05) : 363 - 379
  • [22] Scheduling rule for batch processing machines in wafer fabrication lines
    Li, L
    Qiao, F
    Wu, QD
    Proceedings of the International Conference on Mechanical Engineering and Mechanics 2005, Vols 1 and 2, 2005, : 1649 - 1654
  • [23] DISCRETE-EVENT SIMULATION FOR SEMICONDUCTOR WAFER FABRICATION FACILITIES: A TUTORIAL
    Fowler, John W.
    Moench, Lars
    Ponsignon, Thomas
    INTERNATIONAL JOURNAL OF INDUSTRIAL ENGINEERING-THEORY APPLICATIONS AND PRACTICE, 2015, 22 (05): : 661 - 682
  • [24] A multi-criteria approach for scheduling semiconductor wafer fabrication facilities
    Michele E. Pfund
    Hari Balasubramanian
    John W. Fowler
    Scott J. Mason
    Oliver Rose
    Journal of Scheduling, 2008, 11 : 29 - 47
  • [25] A multi-criteria approach for scheduling semiconductor wafer fabrication facilities
    Pfund, Michele E.
    Balasubramanian, Hari
    Fowler, John W.
    Mason, Scott J.
    Rose, Oliver
    JOURNAL OF SCHEDULING, 2008, 11 (01) : 29 - 47
  • [26] A BOTTLENECK DETECTION AND DYNAMIC DISPATCHING STRATEGY FOR SEMICONDUCTOR WAFER FABRICATION FACILITIES
    Zhou, Zhugen
    Rose, Oliver
    PROCEEDINGS OF THE 2009 WINTER SIMULATION CONFERENCE (WSC 2009 ), VOL 1-4, 2009, : 1613 - 1623
  • [27] Tractable nonlinear production planning models for semiconductor wafer fabrication facilities
    Asmundsson, J
    Rardin, RL
    Uzsoy, R
    IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2006, 19 (01) : 95 - 111
  • [28] A Swarm Intelligence Based Rescheduling Method for Semiconductor Wafer Fabrication Facilities
    Li, Li
    Fei, Qiao
    MEASURING TECHNOLOGY AND MECHATRONICS AUTOMATION, PTS 1 AND 2, 2011, 48-49 : 123 - 126
  • [29] Simultaneous order-lot pegging and wafer release planning for semiconductor wafer fabrication facilities
    Lim, Seung-Kil
    Kim, Jae-Gon
    Kim, Hwa-Joong
    INTERNATIONAL JOURNAL OF PRODUCTION RESEARCH, 2014, 52 (12) : 3710 - 3724
  • [30] Semiconductor wafer fabrication
    Chem Eng Educ, 4 (266):