共 49 条
- [3] JOSEPHSON FOUR-BIT FULL ADDER USING DIRECT COUPLED FUNCTIONAL GATES. IEEE Transactions on Magnetics, 1984, MAG-21 (02):
- [4] Design of 2-Bit Parallel Asynchronous Self-timed Adder and 2-Bit Parallel Adder Using Radix Adder INTERNATIONAL CONFERENCE ON INTELLIGENT COMPUTING AND APPLICATIONS, ICICA 2016, 2018, 632 : 197 - 205
- [7] 2-BIT GATES ARE UNIVERSAL FOR QUANTUM COMPUTATION PHYSICAL REVIEW A, 1995, 51 (02): : 1015 - 1022
- [8] 2-BIT TRINARY FULL ADDER DESIGN BASED ON RESTRICTED SIGNED-DIGIT NUMBERS OPTICS AND LASER TECHNOLOGY, 1994, 26 (04): : 225 - 228
- [9] A JOSEPHSON 2-BIT ARITHMETIC-LOGIC UNIT IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1987, 34 (09): : 1123 - 1124
- [10] FULL ADDER WITH ONLY TWO JOSEPHSON TUNNELING GATES PER STAGE. IBM Technical Disclosure Bulletin, 1974, 17 (02): : 559 - 560