A DATA SIMULATOR FOR PERFORMANCE MONITORING OF VLSI ETHERNET HARDWARE

被引：0
|
作者：
DUNLOP, J [1 ]
GIRMA, D [1 ]
机构：
[1] UNIV STRATHCLYDE,DEPT ELECTR & ELECT ENGN,GLASGOW G1 1XW,SCOTLAND
来源：
SOFTWARE & MICROSYSTEMS | 1985年 / 4卷 / 01期
关键词：
D O I：
10.1049/sm.1985.0003
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：17 / 20
页数：4
相关论文
共 50 条
  • [31] Implementation and performance study of a hardware-VIA-based network adapter on Gigabit Ethernet
    Park, S
    Chung, SH
    Lee, B
    JOURNAL OF SYSTEMS ARCHITECTURE, 2005, 51 (10-11) : 602 - 616
  • [32] BUILD A VLSI-BASED WORKSTATION FOR THE ETHERNET ENVIRONMENT
    WEBB, M
    EDN MAGAZINE-ELECTRICAL DESIGN NEWS, 1984, 29 (04): : 297 - &
  • [33] Boundaries of Ethernet Layer 2 Hardware Timestamping
    Exel, Reinhard
    Gaderer, Georg
    WFCS 2008: IEEE INTERNATIONAL WORKSHOP ON FACTORY COMMUNICATION SYSTEMS, PROCEEDINGS, 2008, : 255 - 258
  • [34] Hardware Oriented Microprocessor Simulator
    Papazoglou, Panayotis
    2024 IEEE GLOBAL ENGINEERING EDUCATION CONFERENCE, EDUCON 2024, 2024,
  • [35] Hardware for rail traffic simulator
    Krivka, J.
    Elis, L.
    Vlasek, J.
    Zahour, J.
    Stetka, P.
    Kosturik, K.
    2013 21ST TELECOMMUNICATIONS FORUM (TELFOR), 2013, : 590 - 593
  • [36] Industrial Ethernet cables, hardware selection advice
    不详
    CONTROL ENGINEERING, 2009, 56 (03) : 21 - 21
  • [37] A simulator for quantum computer hardware
    Michielsen, K
    De Raedt, H
    De Raedt, K
    NANOTECHNOLOGY, 2002, 13 (01) : 23 - 28
  • [38] A HARDWARE ACCELERATOR FOR HIERARCHICAL VLSI ROUTING
    RAVIKUMAR, CP
    SASTRY, S
    INTEGRATION-THE VLSI JOURNAL, 1989, 7 (03) : 283 - 302
  • [39] Hardware system of the Earth Simulator
    Habata, S
    Umezawa, K
    Yokokawa, M
    Kitawaki, S
    PARALLEL COMPUTING, 2004, 30 (12) : 1287 - 1313
  • [40] Hardware technology of the Earth Simulator
    Inasaka, J
    Ikeda, R
    Umezawa, K
    Yoshikawa, K
    Yamada, S
    Kitawaki, S
    NEC RESEARCH & DEVELOPMENT, 2003, 44 (01): : 27 - 36
12345