Optimal systolic arrays for decimation filters

被引：0
|
作者：
Dunstan, N
Lenders, PM
机构：
[1] Department of Mathematics, Statistics, and Computing Science, University of New England, Armidale
来源：
IEEE TRANSACTIONS ON SIGNAL PROCESSING | 1995年 / 43卷 / 12期
关键词：
D O I：
10.1109/78.476464
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Systolic array designs are presented for decimation filters with an infinite input signal. The first design is based on an existing design for convolution and is shown to be time optimal with respect to our criteria. Two new designs are derived by reducing the number of processing cells to the theoretical minimum while retaining optimal timing.
引用
收藏
页码：3085 / 3086
页数：2
相关论文
共 50 条
  • [41] Optimal implementation of filters on run-time reconfigurable processor arrays
    Eriksson-Bique, S
    Trichina, E
    6TH WORLD MULTICONFERENCE ON SYSTEMICS, CYBERNETICS AND INFORMATICS, VOL XI, PROCEEDINGS: COMPUTER SCIENCE II, 2002, : 416 - 421
  • [42] Design of superconducting single flux quantum decimation filters
    Hasegawa, H
    Hashimoto, T
    Nagasawa, S
    Suzuki, H
    Miyahara, K
    Enomoto, Y
    IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2001, 11 (01) : 517 - 520
  • [43] Decimation filters: Low-power design and optimization
    Farag, EN
    Yan, RH
    Elmasry, MI
    1997 IEEE PACIFIC RIM CONFERENCE ON COMMUNICATIONS, COMPUTERS AND SIGNAL PROCESSING, VOLS 1 AND 2: PACRIM 10 YEARS - 1987-1997, 1997, : 850 - 853
  • [44] THE BEHAVIOR OF ABSOLUTELY OPTIMAL ARRAY FILTERS FOR SENSOR ARRAYS IN THE PRESENCE OF NOISE
    REED, FA
    IEEE TRANSACTIONS ON ACOUSTICS SPEECH AND SIGNAL PROCESSING, 1987, 35 (10): : 1489 - 1492
  • [45] An improved class of multiplierless decimation filters: Analysis and design
    Dolecek, G. Jovanovic
    Laddomada, M.
    DIGITAL SIGNAL PROCESSING, 2013, 23 (05) : 1773 - 1782
  • [46] Improving Characteristics of Compensated Sharpened CIC Decimation Filters
    Dolecek, Gordana Jovanovic
    PROCEEDINGS OF 2021 GLOBAL CONGRESS ON ELECTRICAL ENGINEERING (GC-ELECENG 2021), 2021, : 11 - 14
  • [47] Synthesis of space optimal systolic arrays for band matrix-vector multiplication
    Milovanovic, E. I.
    Bekakos, M. P.
    Milovanovic, I. Z.
    JOURNAL OF SUPERCOMPUTING, 2009, 49 (03): : 269 - 290
  • [48] Synthesis of space optimal systolic arrays for band matrix-vector multiplication
    E. I. Milovanović
    M. P. Bekakos
    I. Ž. Milovanović
    The Journal of Supercomputing, 2009, 49 : 269 - 290
  • [49] Automatic latency-optimal design of FPGA-based systolic arrays
    Nash, JG
    10TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2002, : 299 - 300
  • [50] Transformation to implement computationally efficient IIR decimation filters
    Farooq, Umar
    Jamal, Habibullah
    Khan, Shoab Ahmed
    DIGITAL SIGNAL PROCESSING, 2009, 19 (01) : 33 - 44
12345