SIGNAL PROCESSOR CHIP IMPLEMENTATION

被引：4
|
作者：
BERAUD, JP
机构：
来源：
IBM JOURNAL OF RESEARCH AND DEVELOPMENT | 1985年 / 29卷 / 02期
关键词：
D O I：
10.1147/rd.292.0140
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：140 / 146
页数：7
相关论文
共 50 条
  • [41] A SINGLE CHIP DIGITAL SIGNAL PROCESSOR .2. INSTRUCTIONS AND ALGORITHMS
    PICKVANCE, R
    ELECTRONIC ENGINEERING, 1985, 57 (699): : 55 - &
  • [42] A processor for testing mixed-signal cores in System-on-Chip
    Duarte, F
    da Silva, JM
    Alves, JC
    Pinho, GA
    Matos, JS
    DSD 2005: 8TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN, PROCEEDINGS, 2005, : 184 - 191
  • [43] On-chip EIT-like RF photonic signal processor
    Choudhary, Amol
    Liu, Yang
    Morrison, Blair
    Aryanfar, Iman
    Marpaung, David
    Eggleton, Benjamin J.
    Vu, Khu
    Choi, Duk-Yong
    Ma, Pan
    Madden, Stephen
    2016 IEEE INTERNATIONAL TOPICAL MEETING ON MICROWAVE PHOTONICS (MWP), 2016, : 317 - 320
  • [44] A SINGLE CHIP DIGITAL SIGNAL PROCESSOR .1. ARCHITECTURE AND ADDRESSING
    PICKVANCE, R
    ELECTRONIC ENGINEERING, 1985, 57 (698): : 53 - &
  • [45] ONE-CHIP FFT PROCESSOR RIPS THROUGH SIGNAL DATA
    BURSKY, D
    ELECTRONIC DESIGN, 1988, 36 (20) : 127 - 129
  • [46] On-Chip Programmable Nonlinear Optical Signal Processor and Its Applications
    Huang, Chaoran
    Jha, Aashu
    de Lima, Thomas Ferreira
    Tait, Alexander N.
    Shastri, Bhavin J.
    Prucnal, Paul R.
    IEEE JOURNAL OF SELECTED TOPICS IN QUANTUM ELECTRONICS, 2021, 27 (02)
  • [47] Transparent SOC: On-chip analyzing techniques and implementation for embedded processor
    Saen, M
    Nakagawa, M
    Nishimoto, J
    Kodama, T
    Arakawa, F
    IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2004, : 51 - 54
  • [48] Single-chip FPGA implementation of a cryptographic co-processor
    Crowe, F
    Daly, A
    Kerins, T
    Marnane, W
    2004 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, 2004, : 279 - 285
  • [49] Chip-package co-implementation of a triple DES processor
    Schaffer, T
    Glaser, A
    Franzon, PD
    IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2004, 27 (01): : 194 - 202
  • [50] THE DESIGN AND IMPLEMENTATION OF THE IMS A110 IMAGE AND SIGNAL PROCESSOR
    BARRACLOUGH, SR
    SOTHERAN, M
    BURGIN, K
    WISE, AP
    VADHER, A
    ROBBINS, WP
    FORSYTH, RM
    PROCEEDINGS OF THE IEEE 1989 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1989, : 731 - 734
12345