共 50 条
- [21] Analysis of Phase Noise of Phase-Locked Loops Under Different Frequency Discrimination COMMUNICATIONS, SIGNAL PROCESSING, AND SYSTEMS, VOL. 1, 2022, 878 : 384 - 389
- [23] An Experimental Study of Phase Noise in CMOS Phase-Locked Loops Considering Different Noise Sources IEEE MWSCAS'06: PROCEEDINGS OF THE 2006 49TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, 2006, : 561 - +
- [24] Modeling and simulation of jitter in phase-locked loops due to substate noise BMAS 2005: PROCEEDINGS OF THE 2005 IEEE INTERNATIONAL BEHAVIORAL MODELING AND SIMULATION WORKSHOP, 2005, : 25 - 30
- [25] Optimal clock distribution with an array of phase-locked loops for multiprocessor chips PROCEEDINGS OF THE 44TH IEEE 2001 MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2001, : 454 - 457
- [28] CYCLE SLIPPING IN PHASE-LOCKED LOOPS IEEE TRANSACTIONS ON COMMUNICATION TECHNOLOGY, 1967, CO15 (03): : 417 - +
- [29] Characterization and verification of phase-locked loops IMTC/2001: PROCEEDINGS OF THE 18TH IEEE INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE, VOLS 1-3: REDISCOVERING MEASUREMENT IN THE AGE OF INFORMATICS, 2001, : 1697 - 1702
- [30] A Digital BIST for Phase-Locked Loops 23RD IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT-TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2008, : 134 - 142