VERTICAL CHANNEL JFET FABRICATED USING SILICON PLANAR TECHNOLOGY

被引：8
|
作者：
OZAWA, O
IWASAKI, H
MURAMOTO, K
机构：
[1] TOKYO SHIBAURA ELECT CO LTD, TOSHIBA RES & DEV CTR, KAWASAKI, JAPAN
[2] TOKYO SHIBAURA ELECT CO LTD, TOSHIBA TRANSISTOR WORKS, KAWASAKI, JAPAN
来源：
IEEE JOURNAL OF SOLID-STATE CIRCUITS | 1976年 / 11卷 / 04期
关键词：
D O I：
10.1109/JSSC.1976.1050768
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：511 / 518
页数：8
相关论文
共 50 条
  • [41] Micromachined ultrasonic transducers using silicon nitride membrane fabricated in PECVD technology
    Caliano, G
    Galanello, F
    Caronti, A
    Carotenuto, R
    Pappalardo, M
    Foglietti, V
    Lamberti, N
    2000 IEEE ULTRASONICS SYMPOSIUM PROCEEDINGS, VOLS 1 AND 2, 2000, : 963 - 968
  • [42] A 9-kV Normally-ON Vertical-Channel SiC JFET for Unipolar Operation
    Veliadis, V.
    Stewart, E. J.
    Hearne, H.
    Snook, M.
    Lelis, A.
    Scozzie, C.
    IEEE ELECTRON DEVICE LETTERS, 2010, 31 (05) : 470 - 472
  • [43] An all-silicon channel waveguide fabricated using direct proton beam writing
    Teo, E. J.
    Bettiol, A. A.
    Breese, M. B. H.
    Yang, P. Y.
    Mashanovich, G. Z.
    Headley, W. R.
    Reed, G. T.
    Blackwood, D. J.
    SILICON PHOTONICS III, 2008, 6898
  • [44] Ionic Liquid Channel Field Effect Transistor Fabricated Using Silicon Dioxide Trench
    Naorem, Monica
    Singh, Rajan
    Paily, Roy
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2021, 68 (09) : 4741 - 4747
  • [45] PLANAR GRATING MULTIPLEXERS USING SILICON NANOWIRE TECHNOLOGY: NUMERICAL SIMULATIONS AND FABRICATIONS
    Song, J.
    Li, Y.
    Zhou, X.
    Li, X.
    PROGRESS IN ELECTROMAGNETICS RESEARCH-PIER, 2012, 123 : 509 - 526
  • [46] Ultrathin channel vertical DG MOSFET fabricated by using ion-bombardment-retarded etching
    Masahara, M
    Liu, YX
    Hosokawa, S
    Matsukawa, T
    Ishii, K
    Tanoue, H
    Sakamoto, K
    Sekigawa, T
    Yamauchi, H
    Kanemaru, S
    Suzuki, E
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2004, 51 (12) : 2078 - 2085
  • [47] Investigation of silicon-germanium fins fabricated using germanium condensation on vertical compliant structures
    Liow, TY
    Tan, KM
    Yeo, YC
    Agarwal, A
    Du, A
    Tung, CH
    Balasubramanian, N
    APPLIED PHYSICS LETTERS, 2005, 87 (26) : 1 - 3
  • [48] Planar CMOS compatible process for the fabrication of buried microchannels in silicon, using porous-silicon technology
    Kaltsas, G
    Pagonis, DN
    Nassiopoulou, AG
    JOURNAL OF MICROELECTROMECHANICAL SYSTEMS, 2003, 12 (06) : 863 - 872
  • [49] Industrial silicon detectors, advancements in planar technology
    Burger, Paul
    Keters, Marijke
    Evrard, Olivier
    Van Buul, Luc
    NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT, 2008, 591 (01): : 1 - 5
  • [50] Recent advances of planar silicon APD technology
    McClish, M.
    Farrell, R.
    Myers, R.
    Olschner, F.
    Entine, G.
    Shah, K. S.
    NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT, 2006, 567 (01): : 36 - 40
12345