1.0-MU-M N-WELL CMOS BIPOLAR TECHNOLOGY

被引：5
|
作者：
MOMOSE, H [1 ]
SHIBATA, H [1 ]
SAITOH, S [1 ]
MIYAMOTO, J [1 ]
KANZAKI, K [1 ]
KOHYAMA, S [1 ]
机构：
[1] TOSHIBA CORP,DIV INTEGRATED CIRCUIT,SAIWAI KU,KAWASAKI 210,JAPAN
来源：
IEEE JOURNAL OF SOLID-STATE CIRCUITS | 1985年 / 20卷 / 01期
关键词：
D O I：
10.1109/JSSC.1985.1052286
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：137 / 143
页数：7
相关论文
共 50 条
  • [21] A high isolation CMFB downconversion micromixer using 0.18-μm deep N-well CMOS technology
    Dept. of Communications Engineering, National Chiao Tung University, Hsin-Chu, Taiwan
    不详
    不详
    IEEE Radio Freq Integr Circuits Symp RFIC Dig Tech Pap, (619-622):
  • [22] DETECTION OF THE SURFACE OF VENUS AT 1.0-MU-M FROM GROUND-BASED OBSERVATIONS
    LECACHEUX, J
    DROSSART, P
    LAQUES, P
    DELADERRIERE, F
    COLAS, F
    PLANETARY AND SPACE SCIENCE, 1993, 41 (07) : 543 - &
  • [23] A 256K ROM FABRICATED USING N-WELL CMOS PROCESS TECHNOLOGY
    KAMURO, S
    MASAKI, Y
    SANO, K
    KIMURA, S
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1982, 17 (04) : 723 - 726
  • [24] YTTERBIUM-DOPED INP LIGHT-EMITTING DIODE AT 1.0-MU-M
    HAYDL, WH
    MULLER, HD
    ENNEN, H
    KORBER, W
    BENZ, KW
    APPLIED PHYSICS LETTERS, 1985, 46 (09) : 870 - 872
  • [25] A Single-Photon Avalanche Diode in CMOS 0.5μm N-Well Process
    Zhang, Bowei
    Li, Zhenyu
    Zaghloul, Mona E.
    2012 IEEE SENSORS PROCEEDINGS, 2012, : 1505 - 1508
  • [26] RESISTANCE MODULATION EFFECT IN N-WELL CMOS.
    Niitsu, Youichiro
    Sasaki, Gen
    Nihira, Hiroyuki
    Kanzaki, Koichi
    IEEE Transactions on Electron Devices, 1985, ED-32 (11) : 2227 - 2231
  • [27] Deep n-well MAPS in a 130 nm CMOS technology: Beam test results
    Neri, N.
    Avanzini, C.
    Batignani, G.
    Bettarini, S.
    Bosi, F.
    Ceccanti, M.
    Cenci, R.
    Cervelli, A.
    Crescioli, F.
    Dell'Orso, M.
    Forti, F.
    Giannetti, P.
    Giorgi, M. A.
    Gregucci, S.
    Mammini, P.
    Marchiori, G.
    Massa, M.
    Morsani, F.
    Paoloni, E.
    Piendibene, M.
    Profeti, A.
    Rizzo, G.
    Sartori, L.
    Walsh, J.
    Yurtsev, E.
    Lusiani, A.
    Manghisoni, M.
    Re, V.
    Traversi, G.
    Bruschi, M.
    Di Sipio, R.
    Fabbri, L.
    Giacobbe, B.
    Gabrielli, A.
    Giorgi, F.
    Pellegrini, G.
    Sbarra, C.
    Semprini, N.
    Spighi, R.
    Valentinetti, S.
    Villa, M.
    Zoccoli, A.
    Andreoli, C.
    Gaioni, L.
    Pozzati, E.
    Ratti, L.
    Speziali, V.
    Gamba, D.
    Giraudo, G.
    Mereu, P.
    NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT, 2010, 623 (01): : 195 - 197
  • [28] VERTICAL ISOLATION IN SHALLOW N-WELL CMOS CIRCUITS
    LEWIS, AG
    MARTIN, RA
    CHEN, JY
    HUANG, TY
    KOYANAGI, M
    IEEE ELECTRON DEVICE LETTERS, 1987, 8 (03) : 107 - 109
  • [29] BICMOS TECHNOLOGY WITH 60-GHZ N-P-N BIPOLAR AND 0.25-MU-M CMOS
    WARNOCK, J
    SHAHIDI, GG
    DAVARI, B
    WU, B
    TAUR, Y
    WONG, C
    JENKINS, K
    CHEN, CL
    IEEE ELECTRON DEVICE LETTERS, 1992, 13 (11) : 578 - 580
  • [30] Impact of geometrical scaling on parasitic pnp bipolar transistor in N-well, 0.25 μm CMOS devices and its effect on latchup immunity
    Leong, KC
    Liu, PC
    Ho, HM
    Gan, CH
    Chan, L
    MICROELECTRONICS RELIABILITY, 1998, 38 (10) : 1621 - 1626
12345