1.0-MU-M N-WELL CMOS BIPOLAR TECHNOLOGY

被引：5
|
作者：
MOMOSE, H [1 ]
SHIBATA, H [1 ]
SAITOH, S [1 ]
MIYAMOTO, J [1 ]
KANZAKI, K [1 ]
KOHYAMA, S [1 ]
机构：
[1] TOSHIBA CORP,DIV INTEGRATED CIRCUIT,SAIWAI KU,KAWASAKI 210,JAPAN
来源：
IEEE JOURNAL OF SOLID-STATE CIRCUITS | 1985年 / 20卷 / 01期
关键词：
D O I：
10.1109/JSSC.1985.1052286
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：137 / 143
页数：7
相关论文
共 50 条
  • [1] 1.0-MU-M N-WELL CMOS BIPOLAR TECHNOLOGY
    MOMOSE, H
    SHIBATA, H
    SAITOH, S
    MIYAMOTO, J
    KANZAKI, K
    KOHYAMA, S
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1985, 32 (02) : 217 - 223
  • [2] 1. 0- mu M N-WELL CMOS/BIPOLAR TECHNOLOGY.
    Momose, Hiroshi
    Shibata, Hideki
    Saitoh, Shinji
    Miyamoto, Jun'ichi
    Kanzaki, Kohichi
    Kohyama, Susumu
    1600, (SC-20):
  • [3] OPTIMIZED RETROGRADE N-WELL FOR 1-MU-M CMOS TECHNOLOGY
    MARTIN, RA
    CHEN, JYT
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1986, 21 (02) : 286 - 292
  • [4] STUDY OF 2 mu m EPITAXIAL N-WELL CMOS TECHNOLOGY.
    Ma, Huainan
    Xu, Jiasheng
    Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors, 1987, 8 (04): : 378 - 384
  • [5] AN OPTIMIZED 1.0-MU-M CMOS TECHNOLOGY FOR NEXT-GENERATION CHANNELLESS GATE ARRAYS
    USHIKU, Y
    KOBAYASHI, T
    YOSHIDA, A
    ITOH, N
    NISHIYAMA, A
    NAKATA, R
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1988, 23 (02) : 507 - 513
  • [6] PROCESS AND DEVICE PERFORMANCE OF 1-MU-M-CHANNEL N-WELL CMOS TECHNOLOGY
    YAMAGUCHI, T
    MORIMOTO, S
    KAWAMOTO, GH
    DELACY, JC
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1984, 31 (02) : 205 - 214
  • [7] LATCH-UP STUDIES IN A 0.5-MU-M GATE CMOS TECHNOLOGY WITH RETROGRADE N-WELL
    CHANG, WH
    WANG, LK
    WACHNIK, RA
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1987, 134 (03) : C118 - C118
  • [8] A SELF-ALIGNED 1-MU-M-CHANNEL CMOS TECHNOLOGY WITH RETROGRADE N-WELL AND THIN EPITAXY
    TAUR, Y
    HU, GJ
    DENNARD, RH
    TERMAN, LM
    TING, CY
    PETRILLO, KE
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1985, 32 (02) : 203 - 209
  • [9] A SELF-ALIGNED 1-MU-M-CHANNEL CMOS TECHNOLOGY WITH RETROGRADE N-WELL AND THIN EPITAXY
    TAUR, Y
    HU, GJ
    DENNARD, RH
    TERMAN, LM
    TING, CY
    PETRILLO, KE
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1985, 20 (01) : 123 - 129
  • [10] AL/W/TINX/TISIY/SI BARRIER TECHNOLOGY FOR 1.0-MU-M CONTACTS
    SUN, SW
    LEE, JJ
    BOECK, B
    HANCE, RL
    IEEE ELECTRON DEVICE LETTERS, 1988, 9 (02) : 71 - 73
12345