THE COMPLEXITY OF FAULT-DETECTION PROBLEMS FOR COMBINATIONAL LOGIC-CIRCUITS

被引：1

作者：

FUJIWARA, H ^{[1
]}

TOIDA, S ^{[1
]}

机构：

[1] UNIV WATERLOO,DEPT SYST DESIGN,WATERLOO N2L 3G1,ONTARIO,CANADA

来源：

IEEE TRANSACTIONS ON COMPUTERS | 1982年 / 31卷 / 06期

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

引用

页码：555 / 560

页数：6

共 50 条

[31] DONT CARE SET SPECIFICATIONS IN COMBINATIONAL AND SYNCHRONOUS LOGIC-CIRCUITS
DAMIANI, M
DEMICHELI, G
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1993, 12 (03) : 365 - 388
[32] FAULT MASKING IN COMBINATIONAL LOGIC CIRCUITS
DIAS, FJO
IEEE TRANSACTIONS ON COMPUTERS, 1975, C 24 (05) : 476 - 482
[33] DESIGN OF MULTIOUTPUT CMOS COMBINATIONAL LOGIC-CIRCUITS FOR ROBUST TESTABILITY
KUNDU, S
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1989, 8 (11) : 1222 - 1226
[34] FAULT EFFECTS IN ASYNCHRONOUS SEQUENTIAL LOGIC-CIRCUITS
SHIEH, MD
WEY, CL
FISHER, PD
IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1993, 140 (06): : 327 - 332
[35] AN IMPLICIT ENUMERATION ALGORITHM TO GENERATE TESTS FOR COMBINATIONAL LOGIC-CIRCUITS
GOEL, P
IEEE TRANSACTIONS ON COMPUTERS, 1981, 30 (03) : 215 - 222
[36] FAULT-DETECTION IN BILATERAL ARRAYS OF COMBINATIONAL CELLS
GRAY, FG
THOMPSON, RA
IEEE TRANSACTIONS ON COMPUTERS, 1978, 27 (12) : 1206 - 1213
[37] MULTIPLE FAULT-DETECTION IN COMBINATIONAL NETWORK - COMMENTS
BOSE, B
IEEE TRANSACTIONS ON COMPUTERS, 1979, 28 (10) : 804 - 805
[38] FAULT-DETECTION IN COMBINATIONAL-CIRCUITS BY GENERALIZED ONE-DIMENSIONAL PATH SENSITIZING
BLUM, N
MICROPROCESSING AND MICROPROGRAMMING, 1985, 16 (2-3): : 194 - 194
[39] PRACTICAL APPROACH TO FAULT-DETECTION IN COMBINATIONAL NETWORKS
TZIDON, A
BERGER, I
YOELI, M
IEEE TRANSACTIONS ON COMPUTERS, 1978, 27 (10) : 968 - 971
[40] TESTING FOR SINGLE INTERMITTENT FAILURES IN COMBINATIONAL-CIRCUITS BY MAXIMIZING THE PROBABILITY OF FAULT-DETECTION
SAVIR, J
IEEE TRANSACTIONS ON COMPUTERS, 1980, 29 (05) : 410 - 416

← 1 2 3 4 5 →