Comparative EMC-investigations on electronic system level and IC-level

被引：0
|
作者：
Lamedschwandner, K. [1 ]
Deutschmann, B. [2 ]
Winkler, G. [3 ]
Ostermann, T. [4 ]
机构：
[1] Seibersdorf Res GmbH, Geschaftsfeld Sichere Mobilkommunikat, A-2444 Seibersdorf, Austria
[2] Austriamicrosystems AG, EMC R&D, A-8141 Unterpremstatten, Austria
[3] Graz Univ Technol, Inst Elekt, Inffeldgasse 12, A-8010 Graz, Austria
[4] Johannes Kepler Univ Linz, Inst Integrierte Schaltungen, A-4040 Linz, Austria
来源：
ELEKTROTECHNIK UND INFORMATIONSTECHNIK | 2006年 / 123卷 / 1-2期
关键词：
electromagnetic compatibility (EMC); emission; susceptibility; electronic devices; integrated circuits; conformity assessment;
D O I：
10.1007/s00502-006-0306
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In modern electronic system design integrated circuits (ICs) can be the source for potential EMC problems. They are often the reason, why an electronic device does not meet the regulatory requirements. Therefore electronic device designers demand for ICs with "good'' EMC performance. However, EMC assessment on system level and on IC level uses different methods. It is not easy to say, in which way a forecast of the EMC behavior for an application is possible on the basis of EMC measurement results at IC level. This article is a contribution in order to fill this gap.
引用
收藏
页码：9 / 14
页数：6
相关论文
共 50 条
  • [21] System-level assertions: approach for electronic system-level verification
    Sohofi, Hassan
    Navabi, Zainalabedin
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2015, 9 (03): : 142 - 152
  • [22] SYSTEM-LEVEL FUNCTIONS ENHANCE CONTROLLER IC
    BEACH, R
    GALIN, R
    KORNHAUSER, A
    STARK, M
    VANMIEROP, D
    ELECTRONICS, 1982, 55 (20): : 95 - 97
  • [23] ARET for system-level IC reliability simulation
    Xuan, XD
    Chatterjee, A
    Singh, AD
    41ST ANNUAL PROCEEDINGS: INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, 2003, : 572 - 573
  • [24] An expert system architecture to detect system-level automotive EMC problems
    Ranganathan, S
    Beetner, DG
    Wiese, R
    Hubing, TH
    2002 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY, VOLS 1 AND 2, SYMPOSIUM RECORD, 2002, : 976 - 981
  • [25] Development, implementation and management of a system level EMC design mitigation plan
    Moore, G
    2003 IEEE SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY, SYMPOSIUM RECORD, VOLS 1 AND 2, 2003, : 173 - 176
  • [26] EMC Models for Power Electronics : from Converter Design to System Level
    Frantz, G.
    Frey, D.
    Schanen, J. L.
    Bishnoi, H.
    Mattavelli, P.
    Revol, B.
    2013 IEEE ENERGY CONVERSION CONGRESS AND EXPOSITION (ECCE), 2013, : 4247 - 4252
  • [27] A hybrid technique for system-level signal integrity and EMC assessment
    Grivet-Talocia, S
    Stievano, IS
    Maio, IA
    Canavero, FG
    PROCEEDINGS OF THE 4TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC 2002), 2002, : 261 - 265
  • [28] Application of Space Object Conjunction Method in the System Level EMC Evaluation
    Baqar, Asad Husnain
    Xu, Ping
    Jiang, Tao
    Zhang Yachen
    2017 ASIA-PACIFIC INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (APEMC), 2017, : 253 - 255
  • [29] Analysis of the Impact of Artificial Networks in System-level EMC Tests
    Gardella, Pablo J.
    Mariani, Eduardo
    2021 13TH INTERNATIONAL WORKSHOP ON THE ELECTROMAGNETIC COMPATIBILITY OF INTEGRATED CIRCUITS (EMC COMPO 2021), 2022, : 145 - 150
  • [30] System Level Modelling of RF IC in SystemC-WMS
    Orcioni, Simone
    Ballicchia, Mauro
    Biagetti, Giorgio
    d'Aparo, Rocco D.
    Conti, Massimo
    EURASIP JOURNAL ON EMBEDDED SYSTEMS, 2008, (01)
12345