MEMORY AND LOGIC-CIRCUITS USING SEMICONDUCTOR-BARRIER JOSEPHSON JUNCTIONS

被引：6
|
作者：
LUM, WY
CHAN, HW
VANDUZER, T
机构：
[1] UNIV CALIF BERKELEY,DEPT ELECT ENGN & COMP SCI,BERKELEY,CA 94720
[2] UNIV CALIF BERKELEY,ELECTR RES LAB,BERKELEY,CA 94720
来源：
IEEE TRANSACTIONS ON MAGNETICS | 1977年 / 13卷 / 01期
关键词：
D O I：
10.1109/TMAG.1977.1059430
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：48 / 51
页数：4
相关论文
共 50 条
  • [31] NEW HIGH-RESISTIVITY THIN-FILM RESISTOR MATERIAL FOR JOSEPHSON LOGIC-CIRCUITS
    YAMADA, H
    ISHIDA, A
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY, 1979, 16 (03): : 875 - 877
  • [32] High-density superconductive logic circuits utilizing 0 and π josephson junctions
    Razmkhah, Sasan
    Pedram, Massoud
    ENGINEERING RESEARCH EXPRESS, 2024, 6 (01):
  • [33] A Content Addressable Memory Using Josephson Junctions
    Morisue, Mititada
    Kaneko, Masayuki
    Hosoya, Hiroo
    IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 1991, 1 (01) : 48 - 53
  • [34] SUPERCONDUCTING MEMORY DEVICE USING JOSEPHSON JUNCTIONS
    CLARK, TD
    BALDWIN, JP
    ELECTRONICS LETTERS, 1967, 3 (05) : 178 - &
  • [35] Logic gates using three coupled Josephson junctions
    Shaju, PD
    Kuriakose, VC
    PHYSICS LETTERS A, 2000, 267 (5-6) : 420 - 428
  • [36] Protected 0-π states in SIsFS junctions for Josephson memory and logic
    Bakurskiy, S. V.
    Klenov, N. V.
    Soloviev, I. I.
    Pugach, N. G.
    Kupriyanov, M. Yu.
    Golubov, A. A.
    APPLIED PHYSICS LETTERS, 2018, 113 (08)
  • [37] SELECTED NEURISTOR LOGIC-CIRCUITS USING SINGLE NEURISTOR LINE SECTION
    CZARNUL, Z
    BIALKO, M
    IEE JOURNAL ON ELECTRONIC CIRCUITS AND SYSTEMS, 1979, 3 (04): : 159 - 161
  • [38] PERFORMANCE OPTIMIZATION OF PIPELINED LOGIC-CIRCUITS USING PERIPHERAL RETIMING AND RESYNTHESIS
    MALIK, S
    SINGH, KJ
    BRAYTON, RK
    SANGIOVANNIVINCENTELLI, A
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1993, 12 (05) : 568 - 578
  • [39] GAAS GIGABIT LOGIC-CIRCUITS USING NORMALLY-OFF MESFETS
    MIZUTANI, T
    KATO, N
    ISHIDA, S
    OSAFUNE, K
    OHMORI, M
    ELECTRONICS LETTERS, 1980, 16 (09) : 315 - 316
  • [40] 2-LEVEL LOGIC-CIRCUITS USING EXOR SUMS OF PRODUCTS
    SAUL, J
    ESCHERMANN, B
    FROESSL, J
    IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1993, 140 (06): : 348 - 356
12345