A 0.18 mu m CMOS inductorless complementary-noise-canceling-LNA for TV tuner applications

被引:3
|
作者
Yuan Haiquan [1 ]
Lin Fujiang [1 ]
Fu Zhongqian [1 ]
Huang Lu [1 ]
机构
[1] Univ Sci & Technol China, Dept Elect Sci & Technol, Hefei 230027, Anhui, Peoples R China
关键词
noise cancellation; LNA; low-power; multiple gated transistors; complementary;
D O I
10.1088/1674-4926/31/12/125006
中图分类号
O469 [凝聚态物理学];
学科分类号
070205 ;
摘要
This paper presents an inductorless complementary-noise-canceling LNA (CNCLNA) for TV tuners. The CNCLNA exploits single-to-differential topology, which consists of a common gate stage and a common source stage. The complementary topology can save power and improve the noise figure. Linearity is also enhanced by employing a multiple gated transistors technique. The chip is implemented in SMIC 0.18 mu m CMOS technology. Measurement shows that the proposed CNCLNA achieves 13.5-16 dB voltage gain from 50 to 860 MHz, the noise figure is below 4.5 dB and has a minimum value of 2.9 dB, and the best P-1dB is -7.5 dBm at 860 MHz. The core consumes 6 mA current with a supply voltage of 1.8 V, while the core area is only 0: 2 x 0: 2 mm(2).
引用
收藏
页数:6
相关论文
共 50 条
  • [41] A Wideband CMOS Variable Gain Low Noise Amplifler Based on Single-to-Differential Stage for TV Tuner Applications
    Han, Kefeng
    Zou, Liang
    Liao, Youchun
    Min, Hao
    Tang, Zhangwen
    2008 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE, 2008, : 453 - +
  • [42] A fully integrated UHF RFID reader SoC for handheld applications in the 0.18 mu m CMOS process
    Wang Jingchao
    Zhang Chun
    Wang Zhihua
    JOURNAL OF SEMICONDUCTORS, 2010, 31 (08)
  • [43] 0.18 mu m CMOS technology for high-performance, low-power, and RF applications
    Holloway, TC
    Dixit, GA
    Grider, DT
    Ashburn, SP
    Aggarwal, R
    Shih, A
    Zhang, X
    Misium, G
    Esquivel, AL
    Jain, M
    Madan, S
    Breedijk, T
    Singh, A
    Thakar, G
    Shinn, G
    Riemenschneider, B
    OBrien, S
    Frystak, D
    Kittl, J
    Amerasekera, A
    Aur, S
    Nicollian, P
    Aldrich, D
    Eklund, B
    Appel, A
    Bowles, C
    Parrill, T
    1997 SYMPOSIUM ON VLSI TECHNOLOGY: DIGEST OF TECHNICAL PAPERS, 1997, : 13 - 14
  • [44] A Fully Integrated LNA for 3-5 GHz UWB Wireless Applications in 0.18-μm CMOS Technology
    Duan, Jihai
    Wang, Zhigong
    Li, Zhiqun
    ISAPE 2008: THE 8TH INTERNATIONAL SYMPOSIUM ON ANTENNAS, PROPAGATION AND EM THEORY, PROCEEDINGS, VOLS 1-3, 2008, : 1262 - 1265
  • [45] 5.7GHz 0.18μm CMOS gain-controlled LNA and mixer for 802.11a WLAN applications
    Chu, YK
    Liao, CH
    Chuang, HR
    2003 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS (RFIC) SYMPOSIUM, DIGEST OF PAPERS, 2003, : 221 - 224
  • [46] A 0.18 mu m CMOS 3-5 GHz broadband flat gain low noise amplifier
    Feng Lisong
    Huang Lu
    Bai Xuefei
    Xi Tianzuo
    JOURNAL OF SEMICONDUCTORS, 2010, 31 (02)
  • [47] 2.4GHz high gain low power narrowband Low-Noise Amplifier (LNA) in 0.18μm TSMC CMOS
    Kunz, E
    Parke, S
    2004 IEEE WORKSHOP ON MICROELECTRONIC AND ELECTRON DEVICES, 2004, : 52 - 54
  • [48] A 5.25-GHz low noise amplifier for WMAN applications in a 0.18-μ m CMOS technology
    Kalantari, F
    Masoumi, N
    Saeidi, R
    17TH ICM 2005: 2005 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, PROCEEDINGS, 2005, : 122 - 127
  • [49] Radiation effects on the noise parameters of a 0.18 μm CMOS technology for detector front-end applications
    Manghisoni, M
    Ratti, L
    Traversi, G
    NUCLEAR PHYSICS B-PROCEEDINGS SUPPLEMENTS, 2003, 125 : 400 - 405
  • [50] A speed-optimized, low-noise APD with 0.18 μm CMOS technology for the VLC applications
    Wang, Wei
    Zeng, Hong-An
    Wang, Fang
    Wang, Guanyu
    Xie, Yingtao
    Feng, Shijuan
    MODERN PHYSICS LETTERS B, 2020, 34 (29):