FAST-TRANSIENT SUSCEPTIBILITY OF A D-TYPE FLIP-FLOP

被引:5
|
作者
WALLACE, RE [1 ]
ZAKY, SG [1 ]
BALMAIN, KG [1 ]
机构
[1] UNIV TORONTO,DEPT ELECT & COMP ENGN,TORONTO,ON M5S 1A4,CANADA
基金
加拿大自然科学与工程研究理事会;
关键词
CMOS integrated circuits - Digital devices - Electric discharges - Electromagnetic fields - Electromagnetic wave interference - Electron device testing - Electrostatics - Failure analysis - Transients - Transistor transistor logic circuits;
D O I
10.1109/15.350243
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Human electrostatic discharge (ESD) produces a transient current pulse with a very fast risetime, which can be a source of electromagnetic interference in digital devices. The focus of this paper is the radiated susceptibility of D-type hip-hops implemented in various CMOS and TTL logic technologies. A transient impulse was used to simulate the radiated field produced during an ESD event. A synchronized-disturbance testing methodology is developed that allows accurate control of the instant at which the disturbing signal is applied to the data input lines during an operational cycle of the circuit. The study reveals that these devices are susceptible only during certain time intervals during an operational cycle. The particular interval during which a hip-hop is susceptible is dependent on the logic state of the data input line, the implementation technology of the hip-hop, and the amplitude of the disturbing signal. The total width of the susceptibility intervals is a device parameter that can be used to determine the probability that the hip-hop will fail in the presence of random transient interference pulses.
引用
收藏
页码:75 / 80
页数:6
相关论文
共 50 条
  • [21] A 80-Gbit/s D-type flip-flop circuit using InPHEMT technology
    Suzuki, T
    Takahashi, T
    Hirose, T
    Takigawa, M
    GAAS IC SYMPOSIUM - 25TH ANNUAL TECHNICAL DIGEST 2003, 2003, : 165 - 168
  • [22] An energy efficient half-static clock-gating D-type flip-flop
    Tam, Wing-Shan
    Wong, Oi-Ying
    Mok, Ka-Yan
    Kok, Chi-Wah
    Wong, Hei
    EDSSC: 2007 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, VOLS 1 AND 2, PROCEEDINGS, 2007, : 325 - 328
  • [23] AN ENERGY EFFICIENT HALF-STATIC CLOCK-GATING D-TYPE FLIP-FLOP
    Tam, Wing-Shan
    Wong, Oi-Ying
    Mok, Ka-Yan
    Kok, Chi-Wah
    Wong, Hei
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2010, 19 (03) : 635 - 654
  • [24] 40-Gbit/s D-type flip-flop and multiplexer circuits using InPHEMT
    Suzuki, T
    Kano, H
    Nakasha, Y
    Takahashi, T
    Imanishi, K
    Ohnishi, H
    Watanabe, Y
    2001 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST, VOLS 1-3, 2001, : 595 - 598
  • [25] 40 Gbit/s master-slave D-type flip-flop in InP DHBT technology
    Kasbari, A
    André, P
    Godin, J
    Konczykowska, A
    ELECTRONICS LETTERS, 2002, 38 (07) : 330 - 331
  • [26] A 22-Gbit/s static decision IC made with a novel D-type flip-flop
    Narahara, K
    Otsuji, T
    Tokumitsu, M
    IEICE TRANSACTIONS ON ELECTRONICS, 1999, E82C (03) : 559 - 561
  • [27] Design of high speed master-slave D-type flip-flop in InP DHBT technology
    Kasbari, AE
    André, P
    Konczykowska, A
    Riet, M
    Blayac, S
    Ouslimani, H
    Godin, J
    2002 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST, VOLS 1-3, 2002, : 1057 - 1060
  • [28] ALGAAS/GAAS HBT DYNAMIC FREQUENCY-DIVIDER CONSTRUCTED OF A SINGLE D-TYPE FLIP-FLOP
    YAMAUCHI, Y
    NAGATA, K
    NAKAJIMA, O
    ITO, H
    NITTONO, T
    ISHIBASHI, T
    ELECTRONICS LETTERS, 1988, 24 (17) : 1109 - 1110
  • [29] FAST COMPARATOR WITH A FLIP-FLOP STAGE
    BAKINOVSKII, KN
    SHCHORS, LS
    INSTRUMENTS AND EXPERIMENTAL TECHNIQUES, 1980, 23 (04) : 925 - 927
  • [30] 13GB/S D-TYPE FLIP-FLOP IC USING GAAS-MESFETS
    OHHATA, M
    YAMANE, Y
    ENOKI, T
    SUGITANI, S
    KATO, N
    HAGIMOTO, K
    HIRAYAMA, M
    ELECTRONICS LETTERS, 1990, 26 (14) : 1039 - 1041