An Adaptive High-Performance Service Architecture

被引：2
|
作者：
Andersson, Jesper [1 ]
Ericsson, Morgan [1 ]
Lown, Welf [1 ]
机构：
[1] Vaxjo Univ, Sch Math & Syst Engn, Dept Comp Sci, S-35195 Vaxjo, Sweden
来源：
ELECTRONIC NOTES IN THEORETICAL COMPUTER SCIENCE | 2005年 / 114卷
关键词：
Dynamic software composition; dynamic architecture; task graph scheduling;
D O I：
10.1016/j.entcs.2004.02.068
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
This paper introduces an approach to dynamic software composition in the context of scientific computing where high demands performance seem to prevent such flexible solutions. In our concrete however, dynamic software composition is rather a way to high-performance than an obstacle to it. We achieve this by combining dynamic architectures and task graph scheduling.
引用
收藏
页码：87 / 102
页数：16
相关论文
共 50 条
  • [31] The BORG distributed architecture for high-performance computing
    Mou, ZG
    Duong, L
    Donuhue, D
    Ku, HC
    APPLICATIONS OF HIGH-PERFORMANCE COMPUTING IN ENGINEERING VI, 2000, 6 : 399 - 408
  • [32] Runnemede: An Architecture for Ubiquitous High-Performance Computing
    Carter, Nicholas P.
    Agrawal, Aditya
    Borkar, Shekhar
    Cledat, Romain
    David, Howard
    Dunning, Dave
    Fryman, Joshua
    Ganev, Ivan
    Golliver, Roger A.
    Knauerhase, Rob
    Lethin, Richard
    Meister, Benoit
    Mishra, Asit K.
    Pinfold, Wilfred R.
    Teller, Justin
    Torrellas, Josep
    Vasilache, Nicolas
    Venkatesh, Ganesh
    Xu, Jianping
    19TH IEEE INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE (HPCA2013), 2013, : 198 - 209
  • [33] Hiba: Hierarchical High-Performance Blockchain Architecture
    Obiri, Isaac Amankona
    Gao, Jianbin
    Xia, Qi
    Xia, Hu
    Cobblah, Christian Nii Aflah
    IEEE-ACM TRANSACTIONS ON NETWORKING, 2024,
  • [34] THE ARCHITECTURE OF HIGH-PERFORMANCE COMPUTERS - IBBETT,RN
    HANNAY, D
    TECHNOMETRICS, 1984, 26 (02) : 194 - 194
  • [35] High-performance VLSI architecture for video processing
    Navarro, H
    Montiel-Nelson, JA
    Sosa, J
    García, JC
    Sarmiento, R
    Nooshabadi, S
    VLSI CIRCUITS AND SYSTEMS, 2003, 5117 : 175 - 186
  • [36] A software architecture based on high-performance middleware
    Xie, JM
    Peng, H
    Yang, DH
    Zhu, ZH
    PROCEEDINGS OF THE 8TH JOINT CONFERENCE ON INFORMATION SCIENCES, VOLS 1-3, 2005, : 261 - 264
  • [37] SPECIAL ARCHITECTURE FOR HIGH-PERFORMANCE SCAN CONVERSION
    FRANKEN, PB
    VANDEGOOR, AJ
    MICROPROCESSING AND MICROPROGRAMMING, 1990, 30 (1-5): : 431 - 438
  • [38] High-performance architecture for digital transform processing
    Mora, H.
    Signes-Pont, M. T.
    Jimeno-Morenilla, A.
    Sanchez-Romero, J. L.
    JOURNAL OF SUPERCOMPUTING, 2019, 75 (03): : 1336 - 1349
  • [39] A HIGH-PERFORMANCE RECONFIGURABLE PARALLEL PROCESSING ARCHITECTURE
    SHIVELY, RR
    MORGAN, EB
    COPLEY, TW
    GORIN, AL
    PROCEEDINGS : SUPERCOMPUTING 89, 1989, : 505 - 509
  • [40] DRA: A dependable architecture for high-performance routers
    Mandviwalla, M
    Tzeng, NF
    2004 INTERNATIONAL CONFERENCE ON PARALLEL PROCESSING WORKSHOPS, PROCEEDINGS, 2004, : 265 - 272
12345